blob: ec2f41bb36dcfa9079d7890866a3aeec716ea124 [file] [log] [blame]
Rafal Jaworowski8993e542007-07-27 14:43:59 +02001/*
Detlev Zundel57ae8a52010-01-21 17:55:58 +01002 * (C) Copyright 2000 - 2010
Rafal Jaworowski8993e542007-07-27 14:43:59 +02003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 * Based ont the MPC5200 PSC driver.
24 * Adapted for MPC512x by Jan Wrobel <wrr@semihalf.com>
25 */
26
27/*
28 * Minimal serial functions needed to use one of the PSC ports
29 * as serial console interface.
30 */
31
32#include <common.h>
Wolfgang Denk843efb12009-05-16 10:47:43 +020033#include <asm/io.h>
34#include <asm/processor.h>
Rafal Jaworowski8993e542007-07-27 14:43:59 +020035
36DECLARE_GLOBAL_DATA_PTR;
37
38#if defined(CONFIG_PSC_CONSOLE)
39
40static void fifo_init (volatile psc512x_t *psc)
41{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020042 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +020043
44 /* reset Rx & Tx fifo slice */
Wolfgang Denk843efb12009-05-16 10:47:43 +020045 out_be32(&psc->rfcmd, PSC_FIFO_RESET_SLICE);
46 out_be32(&psc->tfcmd, PSC_FIFO_RESET_SLICE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020047
48 /* disable Tx & Rx FIFO interrupts */
Wolfgang Denk843efb12009-05-16 10:47:43 +020049 out_be32(&psc->rfintmask, 0);
50 out_be32(&psc->tfintmask, 0);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020051
Wolfgang Denk843efb12009-05-16 10:47:43 +020052 out_be32(&psc->tfsize, CONSOLE_FIFO_TX_SIZE | (CONSOLE_FIFO_TX_ADDR << 16));
53 out_be32(&psc->rfsize, CONSOLE_FIFO_RX_SIZE | (CONSOLE_FIFO_RX_ADDR << 16));
Rafal Jaworowski8993e542007-07-27 14:43:59 +020054
55 /* enable Tx & Rx FIFO slice */
Wolfgang Denk843efb12009-05-16 10:47:43 +020056 out_be32(&psc->rfcmd, PSC_FIFO_ENABLE_SLICE);
57 out_be32(&psc->tfcmd, PSC_FIFO_ENABLE_SLICE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020058
Wolfgang Denk843efb12009-05-16 10:47:43 +020059 out_be32(&im->fifoc.fifoc_cmd, FIFOC_DISABLE_CLOCK_GATE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020060 __asm__ volatile ("sync");
61}
62
Stefan Roeseba4feae2009-06-02 16:53:16 +020063void serial_setbrg(void)
64{
65 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
66 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
67 unsigned long baseclk, div;
68
69 /* calculate dividor for setting PSC CTUR and CTLR registers */
70 baseclk = (gd->ips_clk + 8) / 16;
71 div = (baseclk + (gd->baudrate / 2)) / gd->baudrate;
72
73 out_8(&psc->ctur, (div >> 8) & 0xff);
74 out_8(&psc->ctlr, div & 0xff); /* set baudrate */
75}
76
Rafal Jaworowski8993e542007-07-27 14:43:59 +020077int serial_init(void)
78{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020079 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +020080 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
Rafal Jaworowski8993e542007-07-27 14:43:59 +020081
82 fifo_init (psc);
83
84 /* set MR register to point to MR1 */
Wolfgang Denk843efb12009-05-16 10:47:43 +020085 out_8(&psc->command, PSC_SEL_MODE_REG_1);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020086
87 /* disable Tx/Rx */
Wolfgang Denk843efb12009-05-16 10:47:43 +020088 out_8(&psc->command, PSC_TX_DISABLE | PSC_RX_DISABLE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020089
90 /* choose the prescaler by 16 for the Tx/Rx clock generation */
Wolfgang Denk843efb12009-05-16 10:47:43 +020091 out_be16(&psc->psc_clock_select, 0xdd00);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020092
93 /* switch to UART mode */
Wolfgang Denk843efb12009-05-16 10:47:43 +020094 out_be32(&psc->sicr, 0);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020095
96 /* mode register points to mr1 */
97 /* configure parity, bit length and so on in mode register 1*/
Wolfgang Denk843efb12009-05-16 10:47:43 +020098 out_8(&psc->mode, PSC_MODE_8_BITS | PSC_MODE_PARNONE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +020099 /* now, mode register points to mr2 */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200100 out_8(&psc->mode, PSC_MODE_1_STOPBIT);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200101
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200102 /* set baudrate */
Stefan Roeseba4feae2009-06-02 16:53:16 +0200103 serial_setbrg();
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200104
105 /* disable all interrupts */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200106 out_be16(&psc->psc_imr, 0);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200107
108 /* reset and enable Rx/Tx */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200109 out_8(&psc->command, PSC_RST_RX);
110 out_8(&psc->command, PSC_RST_TX);
111 out_8(&psc->command, PSC_RX_ENABLE | PSC_TX_ENABLE);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200112
113 return 0;
114}
115
116void serial_putc (const char c)
117{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200118 volatile immap_t *im = (immap_t *)CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200119 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
120
121 if (c == '\n')
122 serial_putc ('\r');
123
124 /* Wait for last character to go. */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200125 while (!(in_be16(&psc->psc_status) & PSC_SR_TXEMP))
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200126 ;
127
Detlev Zundel57ae8a52010-01-21 17:55:58 +0100128 out_8(&psc->tfdata_8, c);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200129}
130
131void serial_putc_raw (const char c)
132{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200134 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
135
136 /* Wait for last character to go. */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200137 while (!(in_be16(&psc->psc_status) & PSC_SR_TXEMP))
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200138 ;
139
Detlev Zundel57ae8a52010-01-21 17:55:58 +0100140 out_8(&psc->tfdata_8, c);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200141}
142
143
144void serial_puts (const char *s)
145{
146 while (*s) {
147 serial_putc (*s++);
148 }
149}
150
151int serial_getc (void)
152{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200154 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
155
156 /* Wait for a character to arrive. */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200157 while (in_be32(&psc->rfstat) & PSC_FIFO_EMPTY)
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200158 ;
159
Detlev Zundel57ae8a52010-01-21 17:55:58 +0100160 return in_8(&psc->rfdata_8);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200161}
162
163int serial_tstc (void)
164{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200165 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200166 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
167
Wolfgang Denk843efb12009-05-16 10:47:43 +0200168 return !(in_be32(&psc->rfstat) & PSC_FIFO_EMPTY);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200169}
170
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200171void serial_setrts(int s)
172{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200174 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
175
176 if (s) {
177 /* Assert RTS (become LOW) */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200178 out_8(&psc->op1, 0x1);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200179 }
180 else {
181 /* Negate RTS (become HIGH) */
Wolfgang Denk843efb12009-05-16 10:47:43 +0200182 out_8(&psc->op0, 0x1);
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200183 }
184}
185
186int serial_getcts(void)
187{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200188 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200189 volatile psc512x_t *psc = (psc512x_t *) &im->psc[CONFIG_PSC_CONSOLE];
190
Wolfgang Denk843efb12009-05-16 10:47:43 +0200191 return (in_8(&psc->ip) & 0x1) ? 0 : 1;
Rafal Jaworowski8993e542007-07-27 14:43:59 +0200192}
193#endif /* CONFIG_PSC_CONSOLE */