blob: af302573e6782db8edeb550a30cc6c1a6664a923 [file] [log] [blame]
Stefan Roesee53b5072009-06-09 11:50:40 +02001/*
2 * (C) Copyright 2009 Wolfgang Denk <wd@denx.de>
3 * (C) Copyright 2009, DAVE Srl <www.dave.eu>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 *
23 * modifications for the MECP5123 by reinhard.arlt@esd-electronics.com
24 *
25 */
26
27/*
28 * MECP5123 board configuration file
29 */
30
31#ifndef __CONFIG_H
32#define __CONFIG_H
33
34#define CONFIG_MECP5123 1
35/*
36 * Memory map for the MECP5123 board:
37 *
38 * 0x0000_0000 - 0x1FFF_FFFF DDR RAM (512 MB)
39 * 0x3000_0000 - 0x3001_FFFF SRAM (128 KB)
40 * 0x8000_0000 - 0x803F_FFFF IMMR (4 MB)
41 * 0x8200_0000 - 0x8200_FFFF VPC-3 (64 KB)
42 * 0xFFC0_0000 - 0xFFFF_FFFF NOR Boot FLASH (64 MB)
43 */
44
45/*
46 * High Level Configuration Options
47 */
48#define CONFIG_E300 1 /* E300 Family */
49#define CONFIG_MPC512X 1 /* MPC512X family */
50
Wolfgang Denk2ae18242010-10-06 09:05:45 +020051#define CONFIG_SYS_TEXT_BASE 0xFFF00000
52
Stefan Roesee53b5072009-06-09 11:50:40 +020053#define CONFIG_SYS_MPC512X_CLKIN 33333333 /* in Hz */
54
55#define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */
56#define CONFIG_MISC_INIT_R
57
58#define CONFIG_SYS_IMMR 0x80000000
59#define CONFIG_SYS_DIU_ADDR (CONFIG_SYS_IMMR+0x2100)
60
61#define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */
62#define CONFIG_SYS_MEMTEST_END 0x00400000
63
64/*
65 * DDR Setup - manually set all parameters as there's no SPD etc.
66 */
67#define CONFIG_SYS_DDR_SIZE 512 /* MB */
68
69#define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is sys memory*/
70#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE
Anatolij Gustschinb9947bb2010-04-24 19:27:08 +020071#define CONFIG_SYS_MAX_RAM_SIZE 0x20000000
Stefan Roesee53b5072009-06-09 11:50:40 +020072
Anatolij Gustschin5d937e82010-04-24 19:27:07 +020073#define CONFIG_SYS_IOCTRL_MUX_DDR 0x00000036
74
Stefan Roesee53b5072009-06-09 11:50:40 +020075/* DDR Controller Configuration
76 *
77 * SYS_CFG:
78 * [31:31] MDDRC Soft Reset: Diabled
79 * [30:30] DRAM CKE pin: Enabled
80 * [29:29] DRAM CLK: Enabled
81 * [28:28] Command Mode: Enabled (For initialization only)
82 * [27:25] DRAM Row Select: dram_row[15:0] = magenta_address[25:10]
83 * [24:21] DRAM Bank Select: dram_bank[1:0] = magenta_address[11:10]
84 * [20:19] Read Test: DON'T USE
85 * [18:18] Self Refresh: Enabled
86 * [17:17] 16bit Mode: Disabled
87 * [16:13] Ready Delay: 2
88 * [12:12] Half DQS Delay: Disabled
89 * [11:11] Quarter DQS Delay: Disabled
90 * [10:08] Write Delay: 2
91 * [07:07] Early ODT: Disabled
92 * [06:06] On DIE Termination: Disabled
93 * [05:05] FIFO Overflow Clear: DON'T USE here
94 * [04:04] FIFO Underflow Clear: DON'T USE here
95 * [03:03] FIFO Overflow Pending: DON'T USE here
96 * [02:02] FIFO Underlfow Pending: DON'T USE here
97 * [01:01] FIFO Overlfow Enabled: Enabled
98 * [00:00] FIFO Underflow Enabled: Enabled
99 * TIME_CFG0
100 * [31:16] DRAM Refresh Time: 0 CSB clocks
101 * [15:8] DRAM Command Time: 0 CSB clocks
102 * [07:00] DRAM Precharge Time: 0 CSB clocks
103 * TIME_CFG1
104 * [31:26] DRAM tRFC:
105 * [25:21] DRAM tWR1:
106 * [20:17] DRAM tWRT1:
107 * [16:11] DRAM tDRR:
108 * [10:05] DRAM tRC:
109 * [04:00] DRAM tRAS:
110 * TIME_CFG2
111 * [31:28] DRAM tRCD:
112 * [27:23] DRAM tFAW:
113 * [22:19] DRAM tRTW1:
114 * [18:15] DRAM tCCD:
115 * [14:10] DRAM tRTP:
116 * [09:05] DRAM tRP:
117 * [04:00] DRAM tRPA
118 */
Martha M Stan054197b2009-09-21 14:07:14 -0400119#define CONFIG_SYS_MDDRC_SYS_CFG 0xEA804A00
120#define CONFIG_SYS_MDDRC_TIME_CFG0 0x06183D2E
Stefan Roesee53b5072009-06-09 11:50:40 +0200121#define CONFIG_SYS_MDDRC_TIME_CFG1 0x68EC1168
122#define CONFIG_SYS_MDDRC_TIME_CFG2 0x34310864
Stefan Roesee53b5072009-06-09 11:50:40 +0200123
Martha M Stan054197b2009-09-21 14:07:14 -0400124#define CONFIG_SYS_DDRCMD_NOP 0x01380000
125#define CONFIG_SYS_DDRCMD_PCHG_ALL 0x01100400
126#define CONFIG_SYS_DDRCMD_EM2 0x01020000
127#define CONFIG_SYS_DDRCMD_EM3 0x01030000
128#define CONFIG_SYS_DDRCMD_EN_DLL 0x01010000
129#define CONFIG_SYS_DDRCMD_RFSH 0x01080000
Stefan Roesee53b5072009-06-09 11:50:40 +0200130#define CONFIG_SYS_MICRON_INIT_DEV_OP 0x01000432
Martha M Stan054197b2009-09-21 14:07:14 -0400131#define CONFIG_SYS_DDRCMD_OCD_DEFAULT 0x01010780
Stefan Roesee53b5072009-06-09 11:50:40 +0200132
133/* DDR Priority Manager Configuration */
134#define CONFIG_SYS_MDDRCGRP_PM_CFG1 0x00077777
135#define CONFIG_SYS_MDDRCGRP_PM_CFG2 0x00000000
136#define CONFIG_SYS_MDDRCGRP_HIPRIO_CFG 0x00000001
137#define CONFIG_SYS_MDDRCGRP_LUT0_MU 0xFFEEDDCC
138#define CONFIG_SYS_MDDRCGRP_LUT0_ML 0xBBAAAAAA
139#define CONFIG_SYS_MDDRCGRP_LUT1_MU 0x66666666
140#define CONFIG_SYS_MDDRCGRP_LUT1_ML 0x55555555
141#define CONFIG_SYS_MDDRCGRP_LUT2_MU 0x44444444
142#define CONFIG_SYS_MDDRCGRP_LUT2_ML 0x44444444
143#define CONFIG_SYS_MDDRCGRP_LUT3_MU 0x55555555
144#define CONFIG_SYS_MDDRCGRP_LUT3_ML 0x55555558
145#define CONFIG_SYS_MDDRCGRP_LUT4_MU 0x11111111
146#define CONFIG_SYS_MDDRCGRP_LUT4_ML 0x11111122
147#define CONFIG_SYS_MDDRCGRP_LUT0_AU 0xaaaaaaaa
148#define CONFIG_SYS_MDDRCGRP_LUT0_AL 0xaaaaaaaa
149#define CONFIG_SYS_MDDRCGRP_LUT1_AU 0x66666666
150#define CONFIG_SYS_MDDRCGRP_LUT1_AL 0x66666666
151#define CONFIG_SYS_MDDRCGRP_LUT2_AU 0x11111111
152#define CONFIG_SYS_MDDRCGRP_LUT2_AL 0x11111111
153#define CONFIG_SYS_MDDRCGRP_LUT3_AU 0x11111111
154#define CONFIG_SYS_MDDRCGRP_LUT3_AL 0x11111111
155#define CONFIG_SYS_MDDRCGRP_LUT4_AU 0x11111111
156#define CONFIG_SYS_MDDRCGRP_LUT4_AL 0x11111111
157
158/*
159 * NOR FLASH on the Local Bus
160 */
161#define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */
162#define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
163
164#define CONFIG_SYS_FLASH_BASE 0xFFC00000 /* start of FLASH */
165#define CONFIG_SYS_FLASH_SIZE 0x00400000 /* max flash size */
166
167#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
168#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
169#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
170#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max sectors per device */
171
172#undef CONFIG_SYS_FLASH_CHECKSUM
173
174/*
175 * NAND FLASH
Wolfgang Denk13946922009-06-14 20:58:50 +0200176 * drivers/mtd/nand/mpc5121_nfc.c (rev 2 silicon only)
Stefan Roesee53b5072009-06-09 11:50:40 +0200177 */
178#define CONFIG_CMD_NAND
179#define CONFIG_NAND_MPC5121_NFC
180#define CONFIG_SYS_NAND_BASE 0x40000000
Stefan Roesee53b5072009-06-09 11:50:40 +0200181#define CONFIG_SYS_MAX_NAND_DEVICE 1
Stefan Roesee53b5072009-06-09 11:50:40 +0200182
Stefan Roesee53b5072009-06-09 11:50:40 +0200183/*
184 * Configuration parameters for MPC5121 NAND driver
185 */
186#define CONFIG_FSL_NFC_WIDTH 1
187#define CONFIG_FSL_NFC_WRITE_SIZE 2048
188#define CONFIG_FSL_NFC_SPARE_SIZE 64
189#define CONFIG_FSL_NFC_CHIPS 1
190
191#define CONFIG_SYS_SRAM_BASE 0x30000000
192#define CONFIG_SYS_SRAM_SIZE 0x00020000 /* 128 KB */
193
Anatolij Gustschin676c6692013-02-08 00:03:44 +0000194/* Initialize Local Window for NOR FLASH access */
195#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
196#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
197
Stefan Roesee53b5072009-06-09 11:50:40 +0200198/* ALE active low, data size 4bytes */
199#define CONFIG_SYS_CS0_CFG 0x05051150
200
201/* Use not alternative CS timing */
202#define CONFIG_SYS_CS_ALETIMING 0x00000000
203
204/* ALE active low, data size 4bytes */
205#define CONFIG_SYS_CS1_CFG 0x1f1f3090
206#define CONFIG_SYS_VPC3_BASE 0x82000000 /* start of VPC3 space */
207#define CONFIG_SYS_VPC3_SIZE 0x00010000 /* max VPC3 size */
Anatolij Gustschin676c6692013-02-08 00:03:44 +0000208/* Initialize Local Window for VPC3 access */
209#define CONFIG_SYS_CS1_START CONFIG_SYS_VPC3_BASE
210#define CONFIG_SYS_CS1_SIZE CONFIG_SYS_VPC3_SIZE
Stefan Roesee53b5072009-06-09 11:50:40 +0200211
212/* Use SRAM for initial stack */
213#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_SRAM_BASE /* Init RAM addr */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200214#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_SRAM_SIZE
Stefan Roesee53b5072009-06-09 11:50:40 +0200215
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200216#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Stefan Roesee53b5072009-06-09 11:50:40 +0200217#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
218
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200219#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* Start of monitor */
Stefan Roesee53b5072009-06-09 11:50:40 +0200220#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Monitor length */
221#define CONFIG_SYS_MALLOC_LEN (6 * 1024 * 1024) /* Malloc size */
222
223/*
224 * Serial Port
225 */
226#define CONFIG_CONS_INDEX 1
Stefan Roesee53b5072009-06-09 11:50:40 +0200227
228/*
229 * Serial console configuration
230 */
231#define CONFIG_PSC_CONSOLE 3 /* console is on PSC3 */
Marek Vasutbfb31272012-09-16 16:07:24 +0200232#define CONFIG_SYS_PSC3
Stefan Roesee53b5072009-06-09 11:50:40 +0200233#if CONFIG_PSC_CONSOLE != 3
234#error CONFIG_PSC_CONSOLE must be 3
235#endif
236#define CONFIG_BAUDRATE 9600 /* ... at 9600 bps */
237#define CONFIG_SYS_BAUDRATE_TABLE \
238 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
239
240#define CONSOLE_FIFO_TX_SIZE FIFOC_PSC3_TX_SIZE
241#define CONSOLE_FIFO_TX_ADDR FIFOC_PSC3_TX_ADDR
242#define CONSOLE_FIFO_RX_SIZE FIFOC_PSC3_RX_SIZE
243#define CONSOLE_FIFO_RX_ADDR FIFOC_PSC3_RX_ADDR
244
Anatolij Gustschine5f53862013-02-08 00:03:45 +0000245/*
246 * Clocks in use
247 */
248#define SCCR1_CLOCKS_EN (CLOCK_SCCR1_CFG_EN | \
249 CLOCK_SCCR1_LPC_EN | \
250 CLOCK_SCCR1_PSC_EN(CONFIG_PSC_CONSOLE) | \
251 CLOCK_SCCR1_PSCFIFO_EN | \
252 CLOCK_SCCR1_DDR_EN | \
253 CLOCK_SCCR1_FEC_EN | \
254 CLOCK_SCCR1_NFC_EN | \
255 CLOCK_SCCR1_PCI_EN | \
256 CLOCK_SCCR1_TPR_EN)
257
258#define SCCR2_CLOCKS_EN (CLOCK_SCCR2_MEM_EN | \
259 CLOCK_SCCR2_I2C_EN)
260
261
Stefan Roesee53b5072009-06-09 11:50:40 +0200262#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
263/* Use the HUSH parser */
264#define CONFIG_SYS_HUSH_PARSER
265#ifdef CONFIG_SYS_HUSH_PARSER
Stefan Roesee53b5072009-06-09 11:50:40 +0200266#endif
267
268/* I2C */
269#define CONFIG_HARD_I2C /* I2C with hardware support */
270#undef CONFIG_SOFT_I2C /* so disable bit-banged I2C */
271#define CONFIG_I2C_MULTI_BUS
Stefan Roesee53b5072009-06-09 11:50:40 +0200272#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed */
273#define CONFIG_SYS_I2C_SLAVE 0x7F /* slave address */
274
275/*
276 * IIM - IC Identification Module
277 */
278#undef CONFIG_IIM
279
280/*
281 * EEPROM configuration
282 */
283#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 /* 16-bit EEPROM address */
284#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Atmel: AT24C32A-10TQ-2.7 */
285#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* 10ms of delay */
286#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* 32-Byte Page Write Mode */
287#define CONFIG_SYS_EEPROM_WREN /* Use EEPROM write protect */
288
289/*
290 * Ethernet configuration
291 */
292#define CONFIG_MPC512x_FEC 1
Stefan Roesee53b5072009-06-09 11:50:40 +0200293#define CONFIG_PHY_ADDR 0x1
294#define CONFIG_MII 1 /* MII PHY management */
295#define CONFIG_FEC_AN_TIMEOUT 1
296#define CONFIG_HAS_ETH0
297
298/*
299 * Configure on-board RTC
300 */
301#define CONFIG_SYS_RTC_BUS_NUM 0x01
302#define CONFIG_SYS_I2C_RTC_ADDR 0x32
303#define CONFIG_RTC_RX8025
304
305/*
306 * Environment
307 */
308#define CONFIG_ENV_IS_IN_EEPROM /* Store env in I2C EEPROM */
309#define CONFIG_ENV_SIZE 0x1000
310#define CONFIG_ENV_OFFSET 0x0000 /* environment starts here */
311
312#define CONFIG_LOADS_ECHO /* echo on for serial download */
313#define CONFIG_SYS_LOADS_BAUD_CHANGE /* allow baudrate change */
314
315#include <config_cmd_default.h>
316
317#define CONFIG_CMD_ASKENV
318#define CONFIG_CMD_DHCP
319#define CONFIG_CMD_I2C
320#define CONFIG_CMD_MII
321#define CONFIG_CMD_NFS
322#define CONFIG_CMD_PING
323#define CONFIG_CMD_REGINFO
324#define CONFIG_CMD_EEPROM
325#define CONFIG_CMD_DATE
326#undef CONFIG_CMD_FUSE
327#undef CONFIG_CMD_IDE
328#undef CONFIG_CMD_EXT2
329#define CONFIG_CMD_FAT
330#define CONFIG_CMD_JFFS2
331#define CONFIG_CMD_ELF
332#define CONFIG_DOS_PARTITION
333
334/*
335 * Watchdog timeout = CONFIG_SYS_WATCHDOG_VALUE * 65536 / IPS clock.
336 * For example, when IPS is set to 66MHz and CONFIG_SYS_WATCHDOG_VALUE is set
337 * to 0xFFFF, watchdog timeouts after about 64s. For details refer
338 * to chapter 36 of the MPC5121e Reference Manual.
339 */
340/* #define CONFIG_WATCHDOG */ /* enable watchdog */
341#define CONFIG_SYS_WATCHDOG_VALUE 0xFFFF
342
343 /*
344 * Miscellaneous configurable options
345 */
346#define CONFIG_SYS_LONGHELP /* undef to save memory */
347#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
348#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
349
350#ifdef CONFIG_CMD_KGDB
351# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
352#else
353# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
354#endif
355
356/* Print Buffer Size */
357#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
358 sizeof(CONFIG_SYS_PROMPT) + 16)
359/* max number of command args */
360#define CONFIG_SYS_MAXARGS 32
361/* Boot Argument Buffer Size */
362#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
363
364#define CONFIG_SYS_HZ 1000
365
366/*
367 * For booting Linux, the board info and command line data
Ira W. Snyder9f530d52010-09-10 15:42:32 -0700368 * have to be in the first 256 MB of memory, since this is
Stefan Roesee53b5072009-06-09 11:50:40 +0200369 * the maximum mapped by the Linux kernel during initialization.
370 */
Ira W. Snyder9f530d52010-09-10 15:42:32 -0700371#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* Linux initial memory map */
Stefan Roesee53b5072009-06-09 11:50:40 +0200372
373/* Cache Configuration */
374#define CONFIG_SYS_DCACHE_SIZE 32768
375#define CONFIG_SYS_CACHELINE_SIZE 32
376#ifdef CONFIG_CMD_KGDB
377#define CONFIG_SYS_CACHELINE_SHIFT 5
378#endif
379
380#define CONFIG_SYS_HID0_INIT 0x000000000
381#define CONFIG_SYS_HID0_FINAL HID0_ENABLE_MACHINE_CHECK
382#define CONFIG_SYS_HID2 HID2_HBE
383
384#define CONFIG_HIGH_BATS 1 /* High BATs supported */
385
Stefan Roesee53b5072009-06-09 11:50:40 +0200386#ifdef CONFIG_CMD_KGDB
387#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
388#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
389#endif
390
391/*
392 * Environment Configuration
393 */
394#define CONFIG_TIMESTAMP
395
396#define CONFIG_HOSTNAME mecp512x
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000397#define CONFIG_BOOTFILE "/tftpboot/mecp512x/uImage"
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000398#define CONFIG_ROOTPATH "/tftpboot/mecp512x/target_root"
Stefan Roesee53b5072009-06-09 11:50:40 +0200399
400#define CONFIG_LOADADDR 400000 /* def. location for tftp and bootm */
401
402#define CONFIG_BOOTDELAY 5 /* -1 disables auto-boot */
403#undef CONFIG_BOOTARGS /* the boot command will set bootargs*/
404
405#define CONFIG_PREBOOT "echo;" \
406 "echo Welcome to MECP5123" \
407 "echo"
408
409#define CONFIG_EXTRA_ENV_SETTINGS \
410 "u-boot_addr_r=200000\0" \
411 "kernel_addr_r=600000\0" \
412 "fdt_addr_r=880000\0" \
413 "ramdisk_addr_r=900000\0" \
414 "u-boot_addr=FFF00000\0" \
415 "kernel_addr=FFC40000\0" \
416 "fdt_addr=FFEC0000\0" \
417 "ramdisk_addr=FC040000\0" \
418 "ramdiskfile=/tftpboot/mecp512x/uRamdisk\0" \
419 "u-boot=/tftpboot/mecp512x/u-boot.bin\0" \
420 "bootfile=/tftpboot/mecp512x/uImage\0" \
421 "fdtfile=/tftpboot/mecp512x/mecp512x.dtb\0" \
422 "rootpath=/tftpboot/mecp512x/target_root\n" \
423 "netdev=eth0\0" \
424 "consdev=ttyPSC0\0" \
425 "nfsargs=setenv bootargs root=/dev/nfs rw " \
426 "nfsroot=${serverip}:${rootpath}\0" \
427 "ramargs=setenv bootargs root=/dev/ram rw\0" \
428 "addip=setenv bootargs ${bootargs} " \
429 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
430 ":${hostname}:${netdev}:off panic=1\0" \
431 "addtty=setenv bootargs ${bootargs} " \
432 "console=${consdev},${baudrate}\0" \
433 "flash_nfs=run nfsargs addip addtty;" \
434 "bootm ${kernel_addr} - ${fdt_addr}\0" \
435 "flash_self=run ramargs addip addtty;" \
436 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
437 "net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
438 "tftp ${fdt_addr_r} ${fdtfile};" \
439 "run nfsargs addip addtty;" \
440 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
441 "net_self=tftp ${kernel_addr_r} ${bootfile};" \
442 "tftp ${ramdisk_addr_r} ${ramdiskfile};" \
443 "tftp ${fdt_addr_r} ${fdtfile};" \
444 "run ramargs addip addtty;" \
445 "bootm ${kernel_addr_r} ${ramdisk_addr_r} ${fdt_addr_r}\0"\
446 "load=tftp ${u-boot_addr_r} ${u-boot}\0" \
447 "update=protect off ${u-boot_addr} +${filesize};" \
448 "era ${u-boot_addr} +${filesize};" \
449 "cp.b ${u-boot_addr_r} ${u-boot_addr} ${filesize}\0" \
450 "upd=run load update\0" \
451 ""
452
453#define CONFIG_BOOTCOMMAND "run flash_self"
454
455#define CONFIG_OF_LIBFDT
456#define CONFIG_OF_BOARD_SETUP
457
458#define OF_CPU "PowerPC,5121@0"
459#define OF_SOC_COMPAT "fsl,mpc5121-immr"
460#define OF_TBCLK (bd->bi_busfreq / 4)
461#define OF_STDOUT_PATH "/soc@80000000/serial@11300"
462
463#endif /* __CONFIG_H */