blob: 12acb27aef7e4e68d8d8b3374bd469b99e1fb177 [file] [log] [blame]
Sughosh Ganu48571ff2010-11-30 11:25:01 -05001/*
2 * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
3 *
4 * Based on davinci_dvevm.h. Original Copyrights follow:
5 *
6 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
25
26/*
27 * Board
28 */
29#define CONFIG_SYS_USE_NAND 1
30
31/*
32 * SoC Configuration
33 */
34#define CONFIG_MACH_DAVINCI_HAWK
35#define CONFIG_ARM926EJS /* arm926ejs CPU core */
36#define CONFIG_SOC_DA8XX /* TI DA8xx SoC */
Christian Riesche8c856d2011-11-28 23:46:19 +000037#define CONFIG_SOC_DA850 /* TI DA850 SoC */
Sughosh Ganu48571ff2010-11-30 11:25:01 -050038#define CONFIG_SYS_CLK_FREQ clk_get(DAVINCI_ARM_CLKID)
39#define CONFIG_SYS_OSCIN_FREQ 24000000
40#define CONFIG_SYS_TIMERBASE DAVINCI_TIMER0_BASE
41#define CONFIG_SYS_HZ_CLOCK clk_get(DAVINCI_AUXCLK_CLKID)
42#define CONFIG_SYS_HZ 1000
43#define CONFIG_SKIP_LOWLEVEL_INIT
44#define CONFIG_BOARD_EARLY_INIT_F
45
46#if defined(CONFIG_NAND_U_BOOT) || defined(CONFIG_UART_U_BOOT)
47#define CONFIG_SYS_TEXT_BASE 0xc1080000
48#else
49#define CONFIG_SYS_TEXT_BASE 0xc1180000
50#endif
51
52/*
53 * Memory Info
54 */
55#define CONFIG_SYS_MALLOC_LEN (1*1024*1024) /* malloc() len */
56#define PHYS_SDRAM_1 DAVINCI_DDR_EMIF_DATA_BASE
57#define PHYS_SDRAM_1_SIZE (128 << 20) /* SDRAM size 128MB */
58#define CONFIG_SYS_SDRAM_BASE 0xc0000000
59#define CONFIG_MAX_RAM_BANK_SIZE (512 << 20)
60#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 -\
61 GENERATED_GBL_DATA_SIZE)
62
63/* memtest start addr */
64#define CONFIG_SYS_MEMTEST_START (PHYS_SDRAM_1)
65
66/* memtest will be run on 16MB */
67#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + 16*1024*1024)
68
69#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
70#define CONFIG_STACKSIZE (256*1024) /* regular stack */
71
72/*
73 * Serial Driver info
74 */
75#define CONFIG_SYS_NS16550
76#define CONFIG_SYS_NS16550_SERIAL
77#define CONFIG_SYS_NS16550_REG_SIZE -4
78#define CONFIG_SYS_NS16550_COM1 DAVINCI_UART2_BASE
79#define CONFIG_SYS_NS16550_CLK clk_get(DAVINCI_UART2_CLKID)
80#define CONFIG_CONS_INDEX 1
81#define CONFIG_BAUDRATE 115200
82#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
83
84/*
85 * Network & Ethernet Configuration
86 */
Sughosh Ganu48571ff2010-11-30 11:25:01 -050087#if !defined(CONFIG_NAND_SPL)
88#define CONFIG_DRIVER_TI_EMAC
89#endif
90#define CONFIG_MII
91#define CONFIG_BOOTP_DEFAULT
92#define CONFIG_BOOTP_DNS
93#define CONFIG_BOOTP_DNS2
94#define CONFIG_BOOTP_SEND_HOSTNAME
95#define CONFIG_NET_RETRY_COUNT 10
Sughosh Ganu48571ff2010-11-30 11:25:01 -050096
97/*
98 * Nand Flash
99 */
100#ifdef CONFIG_SYS_USE_NAND
101#define CONFIG_SYS_NO_FLASH
102#define CONFIG_ENV_IS_IN_NAND
103#define CONFIG_ENV_SIZE (128 << 10)
104#define CONFIG_SYS_NAND_BASE DAVINCI_ASYNC_EMIF_DATA_CE3_BASE
105#define CONFIG_CLE_MASK 0x10
106#define CONFIG_ALE_MASK 0x8
107#define CONFIG_SYS_NAND_USE_FLASH_BBT
108#define CONFIG_NAND_DAVINCI
109#define CONFIG_SYS_NAND_4BIT_HW_ECC_OOBFIRST
110#define CFG_DAVINCI_STD_NAND_LAYOUT
111#define CONFIG_SYS_NAND_CS 3
112#define CONFIG_SYS_NAND_PAGE_2K
113#define CONFIG_SYS_64BIT_VSPRINTF /* needed for nand_util.c */
114/* Max number of NAND devices */
115#define CONFIG_SYS_MAX_NAND_DEVICE 1
116#define CONFIG_SYS_NAND_BASE_LIST { 0x62000000, }
117#define NAND_MAX_CHIPS 1
118/* Block 0--not used by bootcode */
119#define CONFIG_ENV_OFFSET 0x0
120
121#define CONFIG_SYS_NAND_PAGE_SIZE (2 << 10)
122#define CONFIG_SYS_NAND_BLOCK_SIZE (128 << 10)
123#define CONFIG_SYS_NAND_U_BOOT_OFFS 0xe0000
124#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x40000
125#define CONFIG_SYS_NAND_U_BOOT_DST 0xc1180000
126#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_NAND_U_BOOT_DST
127#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP (CONFIG_SYS_NAND_U_BOOT_DST - \
128 CONFIG_SYS_NAND_U_BOOT_SIZE - \
129 CONFIG_SYS_MALLOC_LEN - \
130 GENERATED_GBL_DATA_SIZE)
131#define CONFIG_SYS_NAND_ECCPOS { \
132 24, 25, 26, 27, 28, \
133 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, \
134 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, \
135 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, \
136 59, 60, 61, 62, 63 }
137#define CONFIG_SYS_NAND_PAGE_COUNT 64
138#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
139#define CONFIG_SYS_NAND_ECCSIZE 512
140#define CONFIG_SYS_NAND_ECCBYTES 10
141#define CONFIG_SYS_NAND_ECCSTEPS (CONFIG_SYS_NAND_PAGE_SIZE / \
142 CONFIG_SYS_NAND_ECCSIZE)
143#define CONFIG_SYS_NAND_OOBSIZE 64
144#define CONFIG_SYS_NAND_ECCTOTAL (CONFIG_SYS_NAND_ECCBYTES * \
145 CONFIG_SYS_NAND_ECCSTEPS)
146#endif /* CONFIG_SYS_USE_NAND */
147
148/*
149 * U-Boot general configuration
150 */
151#define CONFIG_MISC_INIT_R
152#define CONFIG_BOOTFILE "uImage" /* Boot file name */
153#define CONFIG_SYS_PROMPT "hawkboard > " /* Command Prompt */
154#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
155#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
156#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
157#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Args Buffer Size */
158#define CONFIG_SYS_LOAD_ADDR (PHYS_SDRAM_1 + 0x700000)
159#define CONFIG_VERSION_VARIABLE
160#define CONFIG_AUTO_COMPLETE
161#define CONFIG_SYS_HUSH_PARSER
162#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
163#define CONFIG_CMDLINE_EDITING
164#define CONFIG_SYS_LONGHELP
165#define CONFIG_CRC32_VERIFY
166#define CONFIG_MX_CYCLIC
167
168/*
169 * Linux Information
170 */
171#define LINUX_BOOT_PARAM_ADDR (CONFIG_SYS_MEMTEST_START + 0x100)
172#define CONFIG_CMDLINE_TAG
173#define CONFIG_SETUP_MEMORY_TAGS
174#define CONFIG_BOOTARGS \
175 "mem=128M console=ttyS2,115200n8 root=/dev/ram0 rw initrd=0xc1180000,"\
176 "4M ip=static"
177#define CONFIG_BOOTDELAY 3
178
179/*
180 * U-Boot commands
181 */
182#include <config_cmd_default.h>
183#define CONFIG_CMD_ENV
184#define CONFIG_CMD_ASKENV
185#define CONFIG_CMD_DHCP
186#define CONFIG_CMD_DIAG
187#define CONFIG_CMD_MII
188#define CONFIG_CMD_PING
189#define CONFIG_CMD_SAVES
190#define CONFIG_CMD_MEMORY
191
192#ifdef CONFIG_SYS_USE_NAND
193#undef CONFIG_CMD_FLASH
194#undef CONFIG_CMD_IMLS
195#define CONFIG_CMD_NAND
196#endif
197
198#ifndef CONFIG_DRIVER_TI_EMAC
199#undef CONFIG_CMD_NET
200#undef CONFIG_CMD_DHCP
201#undef CONFIG_CMD_MII
202#undef CONFIG_CMD_PING
203#endif
204
205#endif /* __CONFIG_H */