blob: 08ba8404bf8c88efc639edec913c83bc669db71b [file] [log] [blame]
stroesea20b27a2004-12-16 18:05:42 +00001/*
2 * (C) Copyright 2004
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405EP 1 /* This is a PPC405 CPU */
37#define CONFIG_4xx 1 /* ...member of PPC4xx family */
38#define CONFIG_G2000 1 /* ...on a PLU405 board */
39
Wolfgang Denk2ae18242010-10-06 09:05:45 +020040#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
41
stroesea20b27a2004-12-16 18:05:42 +000042#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
43#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
44
45#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
46
47#if 0 /* test-only */
48#define CONFIG_BAUDRATE 115200
49#else
50#define CONFIG_BAUDRATE 9600
51#endif
52
53#define CONFIG_PREBOOT
54
55#undef CONFIG_BOOTARGS
56
57#define CONFIG_EXTRA_ENV_SETTINGS \
58 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010059 "nfsroot=${serverip}:${rootpath}\0" \
stroesea20b27a2004-12-16 18:05:42 +000060 "ramargs=setenv bootargs root=/dev/ram rw\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010061 "addip=setenv bootargs ${bootargs} " \
62 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
63 ":${hostname}:${netdev}:off\0" \
64 "addmisc=setenv bootargs ${bootargs} " \
65 "console=ttyS0,${baudrate} " \
stroesea20b27a2004-12-16 18:05:42 +000066 "panic=1\0" \
67 "flash_nfs=run nfsargs addip addmisc;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010068 "bootm ${kernel_addr}\0" \
stroesea20b27a2004-12-16 18:05:42 +000069 "flash_self=run ramargs addip addmisc;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010070 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
71 "net_nfs=tftp 200000 ${bootfile};" \
stroesea20b27a2004-12-16 18:05:42 +000072 "run nfsargs addip addmisc;bootm\0" \
73 "rootpath=/opt/eldk/ppc_4xx\0" \
74 "bootfile=/tftpboot/g2000/pImage\0" \
75 "kernel_addr=ff800000\0" \
76 "ramdisk_addr=ff900000\0" \
77 "pciconfighost=yes\0" \
78 ""
79#define CONFIG_BOOTCOMMAND "run net_nfs"
80
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020081#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroesea20b27a2004-12-16 18:05:42 +000082
stroesea20b27a2004-12-16 18:05:42 +000083
Ben Warren96e21f82008-10-27 23:50:15 -070084#define CONFIG_PPC4xx_EMAC
stroesea20b27a2004-12-16 18:05:42 +000085#define CONFIG_MII 1 /* MII PHY management */
86#define CONFIG_PHY_ADDR 0 /* PHY address */
87#define CONFIG_PHY1_ADDR 1 /* PHY address */
88
89#if 0 /* test-only */
90#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
91#endif
92
stroesea20b27a2004-12-16 18:05:42 +000093
Jon Loeliger60a08762007-07-07 21:04:26 -050094/*
Jon Loeliger11799432007-07-10 09:02:57 -050095 * BOOTP options
96 */
97#define CONFIG_BOOTP_BOOTFILESIZE
98#define CONFIG_BOOTP_BOOTPATH
99#define CONFIG_BOOTP_GATEWAY
100#define CONFIG_BOOTP_HOSTNAME
101
102
103/*
Jon Loeliger60a08762007-07-07 21:04:26 -0500104 * Command line configuration.
105 */
106#include <config_cmd_default.h>
107
108#define CONFIG_CMD_DHCP
109#define CONFIG_CMD_PCI
110#define CONFIG_CMD_IRQ
111#define CONFIG_CMD_ELF
112#define CONFIG_CMD_DATE
113#define CONFIG_CMD_I2C
114#define CONFIG_CMD_MII
115#define CONFIG_CMD_PING
116#define CONFIG_CMD_BSP
117#define CONFIG_CMD_EEPROM
118
stroesea20b27a2004-12-16 18:05:42 +0000119
120#undef CONFIG_WATCHDOG /* watchdog disabled */
121
122#if 0 /* test-only */
123#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
124#endif
125
126/*
127 * Miscellaneous configurable options
128 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_LONGHELP /* undef to save memory */
130#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroesea20b27a2004-12-16 18:05:42 +0000131
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200132#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
stroesea20b27a2004-12-16 18:05:42 +0000133
Jon Loeliger60a08762007-07-07 21:04:26 -0500134#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200135#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000136#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200137#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000138#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200139#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
140#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
141#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroesea20b27a2004-12-16 18:05:42 +0000142
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroesea20b27a2004-12-16 18:05:42 +0000144
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200145#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroesea20b27a2004-12-16 18:05:42 +0000146
147#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
148
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200149#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
150#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroesea20b27a2004-12-16 18:05:42 +0000151
Stefan Roese550650d2010-09-20 16:05:31 +0200152#define CONFIG_CONS_INDEX 1
153#define CONFIG_SYS_NS16550
154#define CONFIG_SYS_NS16550_SERIAL
155#define CONFIG_SYS_NS16550_REG_SIZE 1
156#define CONFIG_SYS_NS16550_CLK get_serial_clock()
157
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200158#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200159#define CONFIG_SYS_BASE_BAUD 691200
stroesea20b27a2004-12-16 18:05:42 +0000160
161/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200162#define CONFIG_SYS_BAUDRATE_TABLE \
stroesea20b27a2004-12-16 18:05:42 +0000163 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
164 57600, 115200, 230400, 460800, 921600 }
165
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200166#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
167#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroesea20b27a2004-12-16 18:05:42 +0000168
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200169#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroesea20b27a2004-12-16 18:05:42 +0000170
171#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
172#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
173
174#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
175
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroesea20b27a2004-12-16 18:05:42 +0000177
178/*----------------------------------------------------------------------------*/
179/* adding Ethernet setting: FTS OUI 00:11:0B */
180/*----------------------------------------------------------------------------*/
181#define CONFIG_ETHADDR 00:11:0B:00:00:01
wdenke2ffd592004-12-31 09:32:47 +0000182#define CONFIG_HAS_ETH1
stroesea20b27a2004-12-16 18:05:42 +0000183#define CONFIG_ETH1ADDR 00:11:0B:00:00:02
184#define CONFIG_IPADDR 10.48.8.178
185#define CONFIG_IP1ADDR 10.48.8.188
186#define CONFIG_NETMASK 255.255.255.128
187#define CONFIG_SERVERIP 10.48.8.138
188
189/*-----------------------------------------------------------------------
190 * RTC stuff
191 *-----------------------------------------------------------------------
192 */
193#define CONFIG_RTC_DS1337
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#define CONFIG_SYS_I2C_RTC_ADDR 0x68
stroesea20b27a2004-12-16 18:05:42 +0000195
196#if 0 /* test-only */
197/*-----------------------------------------------------------------------
198 * NAND-FLASH stuff
199 *-----------------------------------------------------------------------
200 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200201#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
stroesea20b27a2004-12-16 18:05:42 +0000202
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
204#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
205#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
206#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
stroesea20b27a2004-12-16 18:05:42 +0000207
stroesea20b27a2004-12-16 18:05:42 +0000208#endif
209
210/*-----------------------------------------------------------------------
211 * PCI stuff
212 *-----------------------------------------------------------------------
213 */
214#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
215#define PCI_HOST_FORCE 1 /* configure as pci host */
216#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
217
218#define CONFIG_PCI /* include pci support */
219#define CONFIG_PCI_HOST PCI_HOST_HOST /* select pci host function */
220#define CONFIG_PCI_PNP /* do pci plug-and-play */
221 /* resource configuration */
222
223#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
224
225#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
226
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
228#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
229#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
230#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
231#define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
232#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
233#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
234#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
235#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
stroesea20b27a2004-12-16 18:05:42 +0000236
237/*
238 * For booting Linux, the board info and command line data
239 * have to be in the first 8 MB of memory, since this is
240 * the maximum mapped by the Linux kernel during initialization.
241 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200242#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
stroesea20b27a2004-12-16 18:05:42 +0000243
244/*-----------------------------------------------------------------------
245 * FLASH organization
246 */
247#if 0 /* APC405 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200248#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
249#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
250#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max number of memory banks */
251#undef CONFIG_SYS_FLASH_PROTECTION /* don't use hardware protection */
252#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
253#define CONFIG_SYS_FLASH_BASE 0xFE000000 /* test-only...*/
254#define CONFIG_SYS_FLASH_INCREMENT 0x01000000 /* test-only */
stroesea20b27a2004-12-16 18:05:42 +0000255#else /* G2000 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
257#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
258#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
259#undef CONFIG_SYS_FLASH_PROTECTION /* don't use hardware protection */
260#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
261#define CONFIG_SYS_FLASH_BASE 0xFF800000 /* test-only...*/
262#define CONFIG_SYS_FLASH_INCREMENT 0x01000000 /* test-only */
stroesea20b27a2004-12-16 18:05:42 +0000263#endif
264
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
stroesea20b27a2004-12-16 18:05:42 +0000266
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#define CONFIG_SYS_JFFS2_FIRST_BANK 0 /* use for JFFS2 */
268#define CONFIG_SYS_JFFS2_NUM_BANKS 1 /* ! second bank contains u-boot */
stroesea20b27a2004-12-16 18:05:42 +0000269
270/*-----------------------------------------------------------------------
271 * Start addresses for the final memory configuration
272 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200273 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroesea20b27a2004-12-16 18:05:42 +0000274 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200275#define CONFIG_SYS_SDRAM_BASE 0x00000000
276#define CONFIG_SYS_MONITOR_BASE 0xFFFC0000
277#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
278#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
stroesea20b27a2004-12-16 18:05:42 +0000279
280/*-----------------------------------------------------------------------
281 * Environment Variable setup
282 */
283#if 1 /* test-only */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200284#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200285#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
286#define CONFIG_ENV_SIZE 0x700 /* 2048 bytes may be used for env vars*/
stroesea20b27a2004-12-16 18:05:42 +0000287 /* total size of a CAT24WC16 is 2048 bytes */
288
289#else /* DEFAULT: environment in flash, using redundand flash sectors */
290
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200291#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200292#define CONFIG_ENV_ADDR 0xFFFA0000 /* environment starts before u-boot */
293#define CONFIG_ENV_SECT_SIZE 0x20000 /* 128k bytes may be used for env vars*/
stroesea20b27a2004-12-16 18:05:42 +0000294
295#endif
296
297/*-----------------------------------------------------------------------
298 * I2C EEPROM (CAT24WC16) for environment
299 */
300#define CONFIG_HARD_I2C /* I2c with hardware support */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200301#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200302#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
303#define CONFIG_SYS_I2C_SLAVE 0x7F
stroesea20b27a2004-12-16 18:05:42 +0000304
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200305#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT24WC08 */
stroesea20b27a2004-12-16 18:05:42 +0000306/* CAT24WC08/16... */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200307#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
stroesea20b27a2004-12-16 18:05:42 +0000308/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
310#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
stroesea20b27a2004-12-16 18:05:42 +0000311 /* 16 byte page write mode using*/
312 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroesea20b27a2004-12-16 18:05:42 +0000314
315/*-----------------------------------------------------------------------
stroesea20b27a2004-12-16 18:05:42 +0000316 * External Bus Controller (EBC) Setup
317 */
318
319/* Memory Bank 0 (Intel Strata Flash) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_EBC_PB0AP 0x92015480
321#define CONFIG_SYS_EBC_PB0CR 0xFF87A000 /* BAS=0xFF8,BS=08MB,BU=R/W,BW=16bit*/
stroesea20b27a2004-12-16 18:05:42 +0000322
323/* Memory Bank 1 ( Power TAU) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324/* #define CONFIG_SYS_EBC_PB1AP 0x04041000 */
325/* #define CONFIG_SYS_EBC_PB1CR 0xF0018000 */ /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
326#define CONFIG_SYS_EBC_PB1AP 0x00000000
327#define CONFIG_SYS_EBC_PB1CR 0x00000000
stroesea20b27a2004-12-16 18:05:42 +0000328
329/* Memory Bank 2 (Intel Flash) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200330#define CONFIG_SYS_EBC_PB2AP 0x00000000
331#define CONFIG_SYS_EBC_PB2CR 0x00000000
stroesea20b27a2004-12-16 18:05:42 +0000332
333/* Memory Bank 3 (NAND) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200334#define CONFIG_SYS_EBC_PB3AP 0x92015480
335#define CONFIG_SYS_EBC_PB3CR 0xF40B8000 /*addr 0xF40, BS=32M,BU=R/W, BW=8bit */
stroesea20b27a2004-12-16 18:05:42 +0000336
337/* Memory Bank 4 (FPGA regs) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200338#define CONFIG_SYS_EBC_PB4AP 0x00000000
339#define CONFIG_SYS_EBC_PB4CR 0x00000000 /* leave it blank */
stroesea20b27a2004-12-16 18:05:42 +0000340
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200341#define CONFIG_SYS_NAND_BASE 0xF4000000
stroesea20b27a2004-12-16 18:05:42 +0000342
343/*-----------------------------------------------------------------------
344 * Definitions for initial stack pointer and data area (in data cache)
345 */
346/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_TEMP_STACK_OCM 1
stroesea20b27a2004-12-16 18:05:42 +0000348
349/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200350#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
351#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
352#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200353#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroesea20b27a2004-12-16 18:05:42 +0000354
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200355#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200356#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroesea20b27a2004-12-16 18:05:42 +0000357
358/*-----------------------------------------------------------------------
359 * Definitions for GPIO setup (PPC405EP specific)
360 *
361 * GPIO0[0] - External Bus Controller BLAST output
362 * GPIO0[1-9] - Instruction trace outputs
363 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
364 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs
365 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
366 * GPIO0[24-27] - UART0 control signal inputs/outputs
367 * GPIO0[28-29] - UART1 data signal input/output
368 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
369 *
370 * following GPIO setting changed for G20000, 080304
371 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200372#define CONFIG_SYS_GPIO0_OSRL 0x40005555
373#define CONFIG_SYS_GPIO0_OSRH 0x40000110
374#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
375#define CONFIG_SYS_GPIO0_ISR1H 0x15555445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200376#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200377#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200378#define CONFIG_SYS_GPIO0_TCR 0xF7FF8014
stroesea20b27a2004-12-16 18:05:42 +0000379
380/*
stroesea20b27a2004-12-16 18:05:42 +0000381 * Default speed selection (cpu_plb_opb_ebc) in mhz.
382 * This value will be set if iic boot eprom is disabled.
383 */
384#if 1
385#define PLLMR0_DEFAULT PLLMR0_266_66_33_33
386#define PLLMR1_DEFAULT PLLMR1_266_66_33_33
387#endif
388#if 0
389#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
390#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
391#endif
392#if 0
393#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
394#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
395#endif
396#if 0
397#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
398#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
399#endif
400
401#endif /* __CONFIG_H */