blob: 05b0817fe1e1834b10bef69f892bd3fdc3d083c6 [file] [log] [blame]
Jaehoon Chung757bff42012-10-15 19:10:29 +00001/*
2 * (C) Copyright 2012 SAMSUNG Electronics
3 * Jaehoon Chung <jh80.chung@samsung.com>
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
Jaehoon Chung757bff42012-10-15 19:10:29 +00006 */
7
8#ifndef __DWMMC_HW_H
9#define __DWMMC_HW_H
10
11#include <asm/io.h>
12#include <mmc.h>
13
14#define DWMCI_CTRL 0x000
15#define DWMCI_PWREN 0x004
16#define DWMCI_CLKDIV 0x008
17#define DWMCI_CLKSRC 0x00C
18#define DWMCI_CLKENA 0x010
19#define DWMCI_TMOUT 0x014
20#define DWMCI_CTYPE 0x018
21#define DWMCI_BLKSIZ 0x01C
22#define DWMCI_BYTCNT 0x020
23#define DWMCI_INTMASK 0x024
24#define DWMCI_CMDARG 0x028
25#define DWMCI_CMD 0x02C
26#define DWMCI_RESP0 0x030
27#define DWMCI_RESP1 0x034
28#define DWMCI_RESP2 0x038
29#define DWMCI_RESP3 0x03C
30#define DWMCI_MINTSTS 0x040
31#define DWMCI_RINTSTS 0x044
32#define DWMCI_STATUS 0x048
33#define DWMCI_FIFOTH 0x04C
34#define DWMCI_CDETECT 0x050
35#define DWMCI_WRTPRT 0x054
36#define DWMCI_GPIO 0x058
37#define DWMCI_TCMCNT 0x05C
38#define DWMCI_TBBCNT 0x060
39#define DWMCI_DEBNCE 0x064
40#define DWMCI_USRID 0x068
41#define DWMCI_VERID 0x06C
42#define DWMCI_HCON 0x070
43#define DWMCI_UHS_REG 0x074
44#define DWMCI_BMOD 0x080
45#define DWMCI_PLDMND 0x084
46#define DWMCI_DBADDR 0x088
47#define DWMCI_IDSTS 0x08C
48#define DWMCI_IDINTEN 0x090
49#define DWMCI_DSCADDR 0x094
50#define DWMCI_BUFADDR 0x098
51#define DWMCI_DATA 0x200
52
53/* Interrupt Mask register */
54#define DWMCI_INTMSK_ALL 0xffffffff
55#define DWMCI_INTMSK_RE (1 << 1)
56#define DWMCI_INTMSK_CDONE (1 << 2)
57#define DWMCI_INTMSK_DTO (1 << 3)
58#define DWMCI_INTMSK_TXDR (1 << 4)
59#define DWMCI_INTMSK_RXDR (1 << 5)
60#define DWMCI_INTMSK_DCRC (1 << 7)
61#define DWMCI_INTMSK_RTO (1 << 8)
62#define DWMCI_INTMSK_DRTO (1 << 9)
63#define DWMCI_INTMSK_HTO (1 << 10)
64#define DWMCI_INTMSK_FRUN (1 << 11)
65#define DWMCI_INTMSK_HLE (1 << 12)
66#define DWMCI_INTMSK_SBE (1 << 13)
67#define DWMCI_INTMSK_ACD (1 << 14)
68#define DWMCI_INTMSK_EBE (1 << 15)
69
70/* Raw interrupt Regsiter */
71#define DWMCI_DATA_ERR (DWMCI_INTMSK_EBE | DWMCI_INTMSK_SBE | DWMCI_INTMSK_HLE |\
72 DWMCI_INTMSK_FRUN | DWMCI_INTMSK_EBE | DWMCI_INTMSK_DCRC)
73#define DWMCI_DATA_TOUT (DWMCI_INTMSK_HTO | DWMCI_INTMSK_DRTO)
74/* CTRL register */
75#define DWMCI_CTRL_RESET (1 << 0)
76#define DWMCI_CTRL_FIFO_RESET (1 << 1)
77#define DWMCI_CTRL_DMA_RESET (1 << 2)
78#define DWMCI_DMA_EN (1 << 5)
79#define DWMCI_CTRL_SEND_AS_CCSD (1 << 10)
80#define DWMCI_IDMAC_EN (1 << 25)
81#define DWMCI_RESET_ALL (DWMCI_CTRL_RESET | DWMCI_CTRL_FIFO_RESET |\
82 DWMCI_CTRL_DMA_RESET)
83
84/* CMD register */
85#define DWMCI_CMD_RESP_EXP (1 << 6)
86#define DWMCI_CMD_RESP_LENGTH (1 << 7)
87#define DWMCI_CMD_CHECK_CRC (1 << 8)
88#define DWMCI_CMD_DATA_EXP (1 << 9)
89#define DWMCI_CMD_RW (1 << 10)
90#define DWMCI_CMD_SEND_STOP (1 << 12)
91#define DWMCI_CMD_ABORT_STOP (1 << 14)
92#define DWMCI_CMD_PRV_DAT_WAIT (1 << 13)
93#define DWMCI_CMD_UPD_CLK (1 << 21)
94#define DWMCI_CMD_USE_HOLD_REG (1 << 29)
95#define DWMCI_CMD_START (1 << 31)
96
97/* CLKENA register */
98#define DWMCI_CLKEN_ENABLE (1 << 0)
99#define DWMCI_CLKEN_LOW_PWR (1 << 16)
100
101/* Card-type registe */
102#define DWMCI_CTYPE_1BIT 0
103#define DWMCI_CTYPE_4BIT (1 << 0)
104#define DWMCI_CTYPE_8BIT (1 << 16)
105
106/* Status Register */
107#define DWMCI_BUSY (1 << 9)
huang lina65f51b2015-11-17 14:20:22 +0800108#define DWMCI_FIFO_MASK 0x1ff
109#define DWMCI_FIFO_SHIFT 17
Jaehoon Chung757bff42012-10-15 19:10:29 +0000110
111/* FIFOTH Register */
112#define MSIZE(x) ((x) << 28)
113#define RX_WMARK(x) ((x) << 16)
114#define TX_WMARK(x) (x)
Amara082a2d2013-04-27 11:42:55 +0530115#define RX_WMARK_SHIFT 16
116#define RX_WMARK_MASK (0xfff << RX_WMARK_SHIFT)
Jaehoon Chung757bff42012-10-15 19:10:29 +0000117
118#define DWMCI_IDMAC_OWN (1 << 31)
119#define DWMCI_IDMAC_CH (1 << 4)
120#define DWMCI_IDMAC_FS (1 << 3)
121#define DWMCI_IDMAC_LD (1 << 2)
122
123/* Bus Mode Register */
124#define DWMCI_BMOD_IDMAC_RESET (1 << 0)
125#define DWMCI_BMOD_IDMAC_FB (1 << 1)
126#define DWMCI_BMOD_IDMAC_EN (1 << 7)
127
Jaehoon Chung045bdcd2014-05-16 13:59:55 +0900128/* UHS register */
129#define DWMCI_DDR_MODE (1 << 16)
130
Rajeshwari Shinde6f0b7ca2013-10-29 12:53:13 +0530131/* quirks */
132#define DWMCI_QUIRK_DISABLE_SMU (1 << 0)
133
Simon Glass6dc71412015-06-23 15:38:52 -0600134/**
135 * struct dwmci_host - Information about a designware MMC host
136 *
137 * @name: Device name
138 * @ioaddr: Base I/O address of controller
139 * @quirks: Quick flags - see DWMCI_QUIRK_...
140 * @caps: Capabilities - see MMC_MODE_...
141 * @bus_hz: Bus speed in Hz, if @get_mmc_clk() is NULL
142 * @div: Arbitrary clock divider value for use by controller
143 * @dev_index: Arbitrary device index for use by controller
144 * @dev_id: Arbitrary device ID for use by controller
145 * @buswidth: Bus width in bits (8 or 4)
146 * @fifoth_val: Value for FIFOTH register (or 0 to leave unset)
147 * @mmc: Pointer to generic MMC structure for this device
148 * @priv: Private pointer for use by controller
149 */
Jaehoon Chung757bff42012-10-15 19:10:29 +0000150struct dwmci_host {
Simon Glass6dc71412015-06-23 15:38:52 -0600151 const char *name;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000152 void *ioaddr;
153 unsigned int quirks;
154 unsigned int caps;
155 unsigned int version;
156 unsigned int clock;
157 unsigned int bus_hz;
Jaehoon Chung959198f2014-05-16 13:59:52 +0900158 unsigned int div;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000159 int dev_index;
Jaehoon Chung959198f2014-05-16 13:59:52 +0900160 int dev_id;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000161 int buswidth;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000162 u32 fifoth_val;
163 struct mmc *mmc;
Jaehoon Chung5dab81c2015-02-04 15:48:40 +0900164 void *priv;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000165
166 void (*clksel)(struct dwmci_host *host);
Jaehoon Chung18ab6752013-11-29 20:08:57 +0900167 void (*board_init)(struct dwmci_host *host);
Simon Glasse3563f22015-08-30 16:55:15 -0600168
169 /**
170 * Get / set a particular MMC clock frequency
171 *
172 * This is used to request the current clock frequency of the clock
173 * that drives the DWMMC peripheral. The caller will then use this
174 * information to work out the divider it needs to achieve the
175 * required MMC bus clock frequency. If you want to handle the
176 * clock external to DWMMC, use @freq to select the frequency and
177 * return that value too. Then DWMMC will put itself in bypass mode.
178 *
179 * @host: DWMMC host
180 * @freq: Frequency the host is trying to achieve
181 */
182 unsigned int (*get_mmc_clk)(struct dwmci_host *host, uint freq);
Pantelis Antoniou93bfd612014-03-11 19:34:20 +0200183
184 struct mmc_config cfg;
huang lina65f51b2015-11-17 14:20:22 +0800185
186 /* use fifo mode to read and write data */
187 bool fifo_mode;
Jaehoon Chung757bff42012-10-15 19:10:29 +0000188};
189
190struct dwmci_idmac {
191 u32 flags;
192 u32 cnt;
193 u32 addr;
194 u32 next_addr;
Marek Vasut1bf29b32014-09-15 01:18:15 +0200195} __aligned(ARCH_DMA_MINALIGN);
Jaehoon Chung757bff42012-10-15 19:10:29 +0000196
197static inline void dwmci_writel(struct dwmci_host *host, int reg, u32 val)
198{
199 writel(val, host->ioaddr + reg);
200}
201
202static inline void dwmci_writew(struct dwmci_host *host, int reg, u16 val)
203{
204 writew(val, host->ioaddr + reg);
205}
206
207static inline void dwmci_writeb(struct dwmci_host *host, int reg, u8 val)
208{
209 writeb(val, host->ioaddr + reg);
210}
211static inline u32 dwmci_readl(struct dwmci_host *host, int reg)
212{
213 return readl(host->ioaddr + reg);
214}
215
216static inline u16 dwmci_readw(struct dwmci_host *host, int reg)
217{
218 return readw(host->ioaddr + reg);
219}
220
221static inline u8 dwmci_readb(struct dwmci_host *host, int reg)
222{
223 return readb(host->ioaddr + reg);
224}
225
226int add_dwmci(struct dwmci_host *host, u32 max_clk, u32 min_clk);
227#endif /* __DWMMC_HW_H */