blob: 47760ef7ba9cd84c4aeeda76f2647cd206305d7a [file] [log] [blame]
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +05301/*
2 * (C) Copyright 2010
3 * Marvell Semiconductor <www.marvell.com>
4 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
5 * Contributor: Mahavir Jain <mjain@marvell.com>
6 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +05308 */
9
10#ifndef __CONFIG_ASPENITE_H
11#define __CONFIG_ASPENITE_H
12
13/*
Ajay Bhargave3c6c7b2015-02-16 16:04:48 +010014 * Generic board support
15 */
16#define CONFIG_SYS_GENERIC_BOARD
17
18/*
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +053019 * Version number information
20 */
21#define CONFIG_IDENT_STRING "\nMarvell-Aspenite DB"
22
23/*
24 * High Level Configuration Options
25 */
26#define CONFIG_SHEEVA_88SV331xV5 1 /* CPU Core subversion */
27#define CONFIG_ARMADA100 1 /* SOC Family Name */
28#define CONFIG_ARMADA168 1 /* SOC Used on this Board */
29#define CONFIG_MACH_ASPENITE /* Machine type */
30#define CONFIG_SKIP_LOWLEVEL_INIT /* disable board lowlevel_init */
31
32/*
Lei Wencf946c62011-02-09 18:06:58 +053033 * There is no internal RAM in ARMADA100, using DRAM
34 * TBD: dcache to be used for this
35 */
36#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE - 0x00200000)
37#define CONFIG_NR_DRAM_BANKS_MAX 2
38
39/*
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +053040 * Commands configuration
41 */
42#define CONFIG_SYS_NO_FLASH /* Declare no flash (NOR/SPI) */
43#include <config_cmd_default.h>
Lei Wen81a9ab22011-04-13 23:48:44 +053044#define CONFIG_CMD_I2C
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +053045#undef CONFIG_CMD_NET
46#undef CONFIG_CMD_NFS
47/*
48 * mv-common.h should be defined after CMD configs since it used them
49 * to enable certain macros
50 */
51#include "mv-common.h"
Lei Wencf946c62011-02-09 18:06:58 +053052#undef CONFIG_ARCH_MISC_INIT
Prafulla Wadaskarc291e2f2010-11-29 17:01:27 +053053
54/*
55 * Environment variables configurations
56 */
57#define CONFIG_ENV_IS_NOWHERE 1 /* if env in SDRAM */
58#define CONFIG_ENV_SIZE 0x20000 /* 64k */
59
60#endif /* __CONFIG_ASPENITE_H */