blob: 95aaa747e4bea01cb2a82386f6e8497b7edf9642 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Simon Glass5ea01ab2014-10-07 22:01:45 -06002/*
3 * Copyright (C) 2013 Samsung Electronics
4 *
5 * Common configuration settings for the SAMSUNG EXYNOS boards.
Simon Glass5ea01ab2014-10-07 22:01:45 -06006 */
7
8#ifndef __EXYNOS_COMMON_H
9#define __EXYNOS_COMMON_H
10
11/* High Level Configuration Options */
12#define CONFIG_SAMSUNG /* in a SAMSUNG core */
13#define CONFIG_S5P /* S5P Family */
14
15#include <asm/arch/cpu.h> /* get chip and board defs */
16#include <linux/sizes.h>
Simon Glass1af3c7f2020-05-10 11:40:09 -060017#include <linux/stringify.h>
Simon Glass5ea01ab2014-10-07 22:01:45 -060018
Simon Glass5ea01ab2014-10-07 22:01:45 -060019/* Keep L2 Cache Disabled */
Simon Glass5ea01ab2014-10-07 22:01:45 -060020
21/* input clock of PLL: 24MHz input clock */
22#define CONFIG_SYS_CLK_FREQ 24000000
Andre Przywarae4916e82017-02-16 01:20:19 +000023#define COUNTER_FREQUENCY CONFIG_SYS_CLK_FREQ
Simon Glass5ea01ab2014-10-07 22:01:45 -060024
Simon Glass5ea01ab2014-10-07 22:01:45 -060025/* select serial console configuration */
Simon Glass5ea01ab2014-10-07 22:01:45 -060026
Simon Glass5ea01ab2014-10-07 22:01:45 -060027/* PWM */
28#define CONFIG_PWM
29
Simon Glass5ea01ab2014-10-07 22:01:45 -060030/* Miscellaneous configurable options */
Ian Campbellcf3c03b2014-11-09 10:44:33 +000031#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
32#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Simon Glass5ea01ab2014-10-07 22:01:45 -060033
34/* Boot Argument Buffer Size */
35#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
36
Simon Glass5ea01ab2014-10-07 22:01:45 -060037#endif /* __CONFIG_H */