blob: fcf1b7f990e19cd65539fb093c543a03631bb8fa [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +01002/*
3 * Copyright (C) 2016, Imagination Technologies Ltd.
4 *
5 * Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
6 *
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +01007 * Imagination Technologies Ltd. MIPSfpga
8 */
9
10#ifndef __XILFPGA_CONFIG_H
11#define __XILFPGA_CONFIG_H
12
13/* BootROM + MIG is pretty smart. DDR and Cache initialized */
14#define CONFIG_SKIP_LOWLEVEL_INIT
15
16/*--------------------------------------------
17 * CPU configuration
18 */
19/* CPU Timer rate */
20#define CONFIG_SYS_MIPS_TIMER_FREQ 50000000
21
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010022/*----------------------------------------------------------------------
23 * Memory Layout
24 */
25
26/* SDRAM Configuration (for final code, data, stack, heap) */
27#define CONFIG_SYS_SDRAM_BASE 0x80000000
28#define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 Mbytes */
29#define CONFIG_SYS_INIT_SP_ADDR \
30 (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE - 0x1000)
31
32#define CONFIG_SYS_MALLOC_LEN (256 << 10)
33#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
34#define CONFIG_SYS_LOAD_ADDR 0x80500000 /* default load address */
35
36/*----------------------------------------------------------------------
37 * Commands
38 */
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010039
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010040/*------------------------------------------------------------
41 * Console Configuration
42 */
43#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010044
45/* -------------------------------------------------
46 * Environment
47 */
Zubair Lutfullah Kakakhelebf2b9e2016-07-29 15:11:20 +010048
49/* ---------------------------------------------------------------------
50 * Board boot configuration
51 */
52#define CONFIG_TIMESTAMP /* Print image info with timestamp */
53
54#endif /* __XILFPGA_CONFIG_H */