blob: 826fea71cc5b3718c0d661af361338d2f2a972e1 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +02002/*
3 * DWC SATA platform driver
4 *
5 * (C) Copyright 2016
6 * Texas Instruments Incorporated, <www.ti.com>
7 *
8 * Author: Mugunthan V N <mugunthanvnm@ti.com>
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +02009 */
10
11#include <common.h>
12#include <dm.h>
13#include <ahci.h>
14#include <scsi.h>
15#include <sata.h>
16#include <asm/arch/sata.h>
17#include <asm/io.h>
18#include <generic-phy.h>
19
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020020struct dwc_ahci_priv {
21 void *base;
22 void *wrapper_base;
23};
24
Jean-Jacques Hiblot64563f52018-04-06 11:13:53 +020025static int dwc_ahci_bind(struct udevice *dev)
26{
27 struct udevice *scsi_dev;
28
29 return ahci_bind_scsi(dev, &scsi_dev);
30}
31
Simon Glassd1998a92020-12-03 16:55:21 -070032static int dwc_ahci_of_to_plat(struct udevice *dev)
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020033{
34 struct dwc_ahci_priv *priv = dev_get_priv(dev);
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020035 fdt_addr_t addr;
36
Masahiro Yamada25484932020-07-17 14:36:48 +090037 priv->base = map_physmem(dev_read_addr(dev), sizeof(void *),
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020038 MAP_NOCACHE);
39
Simon Glassa821c4a2017-05-17 17:18:05 -060040 addr = devfdt_get_addr_index(dev, 1);
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020041 if (addr != FDT_ADDR_T_NONE) {
42 priv->wrapper_base = map_physmem(addr, sizeof(void *),
43 MAP_NOCACHE);
44 } else {
45 priv->wrapper_base = NULL;
46 }
47
48 return 0;
49}
50
51static int dwc_ahci_probe(struct udevice *dev)
52{
53 struct dwc_ahci_priv *priv = dev_get_priv(dev);
54 int ret;
55 struct phy phy;
56
57 ret = generic_phy_get_by_name(dev, "sata-phy", &phy);
58 if (ret) {
Masahiro Yamada9b643e32017-09-16 14:10:41 +090059 pr_err("can't get the phy from DT\n");
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020060 return ret;
61 }
62
63 ret = generic_phy_init(&phy);
64 if (ret) {
Patrick Delaunayfc8ead12020-07-03 17:36:44 +020065 pr_debug("unable to initialize the sata phy\n");
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020066 return ret;
67 }
68
69 ret = generic_phy_power_on(&phy);
70 if (ret) {
Patrick Delaunayfc8ead12020-07-03 17:36:44 +020071 pr_debug("unable to power on the sata phy\n");
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020072 return ret;
73 }
74
75 if (priv->wrapper_base) {
76 u32 val = TI_SATA_IDLE_NO | TI_SATA_STANDBY_NO;
77
78 /* Enable SATA module, No Idle, No Standby */
79 writel(val, priv->wrapper_base + TI_SATA_SYSCONFIG);
80 }
81
Jean-Jacques Hiblot64563f52018-04-06 11:13:53 +020082 return ahci_probe_scsi(dev, (ulong)priv->base);
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020083}
84
85static const struct udevice_id dwc_ahci_ids[] = {
86 { .compatible = "snps,dwc-ahci" },
87 { }
88};
89
90U_BOOT_DRIVER(dwc_ahci) = {
91 .name = "dwc_ahci",
Jean-Jacques Hiblot64563f52018-04-06 11:13:53 +020092 .id = UCLASS_AHCI,
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020093 .of_match = dwc_ahci_ids,
Jean-Jacques Hiblot64563f52018-04-06 11:13:53 +020094 .bind = dwc_ahci_bind,
Simon Glassd1998a92020-12-03 16:55:21 -070095 .of_to_plat = dwc_ahci_of_to_plat,
Simon Glassf6ab5a92017-06-14 21:28:43 -060096 .ops = &scsi_ops,
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020097 .probe = dwc_ahci_probe,
Simon Glass41575d82020-12-03 16:55:17 -070098 .priv_auto = sizeof(struct dwc_ahci_priv),
Jean-Jacques Hiblot02a4b422017-04-24 11:51:31 +020099};