blob: eeab8023a7066cb37865a2e26083f53b80646179 [file] [log] [blame]
Masahiro Yamada5894ca02014-10-03 19:21:06 +09001/*
Masahiro Yamadaf6e7f072015-05-29 17:30:00 +09002 * Copyright (C) 2011-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
Masahiro Yamada5894ca02014-10-03 19:21:06 +09003 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
Masahiro Yamadaf6e7f072015-05-29 17:30:00 +09007#include <linux/io.h>
Masahiro Yamada107b3fb2016-01-09 01:51:13 +09008
9#include "../init.h"
10#include "bcu-regs.h"
Masahiro Yamada5894ca02014-10-03 19:21:06 +090011
12#define ch(x) ((x) >= 32 ? 0 : (x) < 0 ? 0x11111111 : 0x11111111 << (x))
13
Masahiro Yamada5b660062016-03-30 20:17:02 +090014int uniphier_ld4_bcu_init(const struct uniphier_board_data *bd)
Masahiro Yamada5894ca02014-10-03 19:21:06 +090015{
16 int shift;
17
18 writel(0x44444444, BCSCR0); /* 0x20000000-0x3fffffff: ASM bus */
19 writel(0x11111111, BCSCR2); /* 0x80000000-0x9fffffff: IPPC/IPPD-bus */
20 writel(0x11111111, BCSCR3); /* 0xa0000000-0xbfffffff: IPPC/IPPD-bus */
21 writel(0x11111111, BCSCR4); /* 0xc0000000-0xdfffffff: IPPC/IPPD-bus */
22 writel(0x11111111, BCSCR5); /* 0xe0000000-0Xffffffff: IPPC/IPPD-bus */
23
24 /* Specify DDR channel */
Masahiro Yamada46abfcc2016-02-26 14:21:34 +090025 shift = (bd->dram_ch[1].base - bd->dram_ch[0].base) / 0x04000000 * 4;
Masahiro Yamada5894ca02014-10-03 19:21:06 +090026 writel(ch(shift), BCIPPCCHR2); /* 0x80000000-0x9fffffff */
27
28 shift -= 32;
29 writel(ch(shift), BCIPPCCHR3); /* 0xa0000000-0xbfffffff */
30
31 shift -= 32;
32 writel(ch(shift), BCIPPCCHR4); /* 0xc0000000-0xdfffffff */
Masahiro Yamada323d1f92015-09-22 00:27:39 +090033
34 return 0;
Masahiro Yamada5894ca02014-10-03 19:21:06 +090035}