blob: e3ff9431dc9e10f5d40ca7ce9f84a6e62ffacaae [file] [log] [blame]
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -04001/*
2 * Copyright (C) 2009 Texas Instruments Incorporated
3 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -04005 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10#define DAVINCI_DM355LEOPARD
11
12#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 3rd stage loader */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040013#define CONFIG_SYS_NO_FLASH /* that is, no *NOR* flash */
14#define CONFIG_SYS_CONSOLE_INFO_QUIET
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040015
16/* SoC Configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040017#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
18#define CONFIG_SYS_HZ_CLOCK 24000000 /* timer0 freq */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040019#define CONFIG_SOC_DM355 /* DM355 based board */
20
21/* Memory Info */
22#define CONFIG_NR_DRAM_BANKS 1
23#define PHYS_SDRAM_1 0x80000000
24#define PHYS_SDRAM_1_SIZE (128 << 20) /* 128 MiB */
25
26/* Serial Driver info: UART0 for console */
27#define CONFIG_SYS_NS16550
28#define CONFIG_SYS_NS16550_SERIAL
29#define CONFIG_SYS_NS16550_REG_SIZE -4
30#define CONFIG_SYS_NS16550_COM1 0x01c20000
31#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040032#define CONFIG_CONS_INDEX 1
33#define CONFIG_BAUDRATE 115200
34
35/* Ethernet: external DM9000 */
36#define CONFIG_DRIVER_DM9000 1
37#define CONFIG_DM9000_BASE 0x04000000
38#define DM9000_IO CONFIG_DM9000_BASE
39#define DM9000_DATA (CONFIG_DM9000_BASE + 16)
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040040
41/* I2C */
Vitaly Andrianove8459dc2014-04-04 13:16:52 -040042#define CONFIG_SYS_I2C
43#define CONFIG_SYS_I2C_DAVINCI
44#define CONFIG_SYS_DAVINCI_I2C_SPEED 400000
45#define CONFIG_SYS_DAVINCI_I2C_SLAVE 0x10
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040046
47/* NAND */
48#define CONFIG_NAND_DAVINCI
Nick Thompson97f4eb82009-12-12 12:12:26 -050049#define CONFIG_SYS_NAND_CS 2
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040050#define CONFIG_SYS_NAND_USE_FLASH_BBT
51#define CONFIG_SYS_NAND_HW_ECC
52
53#define CONFIG_SYS_NAND_BASE_LIST { 0x02000000, }
54#define CONFIG_SYS_MAX_NAND_DEVICE 1
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040055
56/* U-Boot command configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040057#define CONFIG_CMD_ASKENV
58#define CONFIG_CMD_DHCP
59#define CONFIG_CMD_I2C
60#define CONFIG_CMD_PING
61#define CONFIG_CMD_SAVES
62
Hadli, Manjunath8f5d4682012-02-06 00:30:44 +000063#ifdef CONFIG_CMD_BDI
64#define CONFIG_CLOCKS
65#endif
66
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040067#ifdef CONFIG_NAND_DAVINCI
68#define CONFIG_CMD_MTDPARTS
69#define CONFIG_MTD_PARTITIONS
70#define CONFIG_MTD_DEVICE
71#define CONFIG_CMD_NAND
72#define CONFIG_CMD_UBI
73#define CONFIG_RBTREE
74#endif
75
76#define CONFIG_CRC32_VERIFY
77#define CONFIG_MX_CYCLIC
78
79/* U-Boot general configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040080#define CONFIG_BOOTFILE "uImage" /* Boot file name */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040081#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
82#define CONFIG_SYS_PBSIZE /* Print buffer size */ \
83 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
84#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
85#define CONFIG_SYS_HUSH_PARSER
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040086#define CONFIG_SYS_LONGHELP
87
88#ifdef CONFIG_NAND_DAVINCI
89#define CONFIG_ENV_SIZE (256 << 10) /* 256 KiB */
90#define CONFIG_ENV_IS_IN_NAND
91#define CONFIG_ENV_OFFSET 0x3C0000
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -040092#undef CONFIG_ENV_IS_IN_FLASH
93#define CONFIG_ENV_OVERWRITE
94#endif
95
96#define CONFIG_BOOTDELAY 3
97#define CONFIG_BOOTCOMMAND "dhcp;bootm"
98#define CONFIG_BOOTARGS \
99 "console=ttyS0,115200n8 " \
100 "root=/dev/mmcblk0p1 rootwait rootfstype=ext3 ro"
101
102#define CONFIG_CMDLINE_EDITING
103#define CONFIG_VERSION_VARIABLE
104#define CONFIG_TIMESTAMP
105
106#define CONFIG_NET_RETRY_COUNT 10
107
108/* U-Boot memory configuration */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400109#define CONFIG_SYS_MALLOC_LEN (1 << 20) /* 1 MiB */
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400110#define CONFIG_SYS_MEMTEST_START 0x87000000 /* physical address */
111#define CONFIG_SYS_MEMTEST_END 0x88000000 /* test 16MB RAM */
112
113/* Linux interfacing */
114#define CONFIG_CMDLINE_TAG
115#define CONFIG_SETUP_MEMORY_TAGS
116#define CONFIG_SYS_BARGSIZE 1024 /* bootarg Size */
117#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* kernel address */
118
119#define MTDIDS_DEFAULT "nand0=davinci_nand.0"
120
121#ifdef CONFIG_SYS_NAND_LARGEPAGE
122#define PART_BOOT "2m(bootloader)ro,"
123#else
124/* Assume 16K erase blocks; allow a few bad ones. */
125#define PART_BOOT "512k(bootloader)ro,"
126#endif
127
128#define PART_KERNEL "4m(kernel)," /* kernel + initramfs */
129#define PART_REST "-(filesystem)"
130
131#define MTDPARTS_DEFAULT \
132 "mtdparts=davinci_nand.0:" PART_BOOT PART_KERNEL PART_REST
133
Sandeep Paulrajb485faa2010-11-27 18:50:11 -0500134#define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
135
136#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
137#define CONFIG_SYS_INIT_SP_ADDR \
138 (CONFIG_SYS_SDRAM_BASE + 0x1000 - GENERATED_GBL_DATA_SIZE)
139
Sandeep Paulraj5df65cf2009-10-10 13:37:10 -0400140#endif /* __CONFIG_H */