blob: 2f90ab31757189ceaa802f6457647312a25cf4f4 [file] [log] [blame]
Padmarao Begari39494822019-05-28 15:47:51 +05301/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2019 Microchip Technology Inc.
4 * Padmarao Begari <padmarao.begari@microchip.com>
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10/*
11 * CPU and Board Configuration Options
12 */
13#define CONFIG_BOOTP_SEND_HOSTNAME
14
15/*
16 * Miscellaneous configurable options
17 */
18#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
19
20/*
21 * Print Buffer Size
22 */
23#define CONFIG_SYS_PBSIZE \
24 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
25
26/*
27 * max number of command args
28 */
29#define CONFIG_SYS_MAXARGS 16
30
31/*
32 * Boot Argument Buffer Size
33 */
34#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
35
36/*
37 * Size of malloc() pool
38 * 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
39 */
40#define CONFIG_SYS_MALLOC_LEN (512 << 10)
41
42/*
43 * Physical Memory Map
44 */
45#define PHYS_SDRAM_0 0x80000000 /* SDRAM Bank #1 */
46#define PHYS_SDRAM_0_SIZE 0x40000000 /* 1 GB */
47#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
48
49/* Init Stack Pointer */
50#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x200000)
51
52#define CONFIG_SYS_LOAD_ADDR 0x80000000 /* SDRAM */
53
54/*
55 * memtest works on DRAM
56 */
57#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_0
58#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_0 + PHYS_SDRAM_0_SIZE)
59
60/* When we use RAM as ENV */
Padmarao Begari39494822019-05-28 15:47:51 +053061
62#endif /* __CONFIG_H */