blob: 05aee74949422523562cf4b07ab5fd69d19b8bf3 [file] [log] [blame]
wdenk0157ced2002-10-21 17:04:47 +00001/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef __ASM_GBL_DATA_H
25#define __ASM_GBL_DATA_H
Eran Libertyf046ccd2005-07-28 10:08:46 -050026
27#include "asm/types.h"
28
wdenk0157ced2002-10-21 17:04:47 +000029/*
30 * The following data structure is placed in some memory wich is
31 * available very early after boot (like DPRAM on MPC8xx/MPC82xx, or
32 * some locked parts of the data cache) to allow for a minimum set of
33 * global variables during system initialization (until we have set
34 * up the memory controller so that we can use RAM).
35 *
36 * Keep it *SMALL* and remember to set CFG_GBL_DATA_SIZE > sizeof(gd_t)
37 */
38
39typedef struct global_data {
40 bd_t *bd;
41 unsigned long flags;
42 unsigned long baudrate;
43 unsigned long cpu_clk; /* CPU clock in Hz! */
44 unsigned long bus_clk;
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050045#if defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +000046 /* There are many clocks on the MPC8260 - see page 9-5 */
47 unsigned long vco_out;
48 unsigned long cpm_clk;
49 unsigned long scc_clk;
50 unsigned long brg_clk;
51#endif
roy zang4c527832006-11-02 18:49:51 +080052#if defined(CONFIG_MPC7448HPC2)
53 unsigned long mem_clk;
54#endif
Eran Libertyf046ccd2005-07-28 10:08:46 -050055#if defined(CONFIG_MPC83XX)
56 /* There are other clocks in the MPC83XX */
57 u32 csb_clk;
Scott Wood0f253282007-04-16 14:34:18 -050058#if defined (CONFIG_MPC834X) || defined(CONFIG_MPC831X)
Eran Libertyf046ccd2005-07-28 10:08:46 -050059 u32 tsec1_clk;
60 u32 tsec2_clk;
Eran Libertyf046ccd2005-07-28 10:08:46 -050061 u32 usbdr_clk;
Scott Wood0f253282007-04-16 14:34:18 -050062#endif
63#if defined (CONFIG_MPC834X)
64 u32 usbmph_clk;
Kumar Gala3e78a312007-01-30 14:08:30 -060065#endif /* CONFIG_MPC834X */
Dave Liu5f820432006-11-03 19:33:44 -060066 u32 core_clk;
67 u32 i2c1_clk;
68 u32 i2c2_clk;
Eran Libertyf046ccd2005-07-28 10:08:46 -050069 u32 enc_clk;
70 u32 lbiu_clk;
71 u32 lclk_clk;
72 u32 ddr_clk;
Rafal Jaworowski6902df52005-10-17 02:39:53 +020073 u32 pci_clk;
Andy Flemingda9d4612007-08-14 00:14:25 -050074#if defined(CONFIG_MPC8360)
75 u32 ddr_sec_clk;
76#endif /* CONFIG_MPC8360 */
77#endif
Dave Liu5f820432006-11-03 19:33:44 -060078#if defined(CONFIG_QE)
79 u32 qe_clk;
80 u32 brg_clk;
Dave Liu7737d5c2006-11-03 12:11:15 -060081 uint mp_alloc_base;
82 uint mp_alloc_top;
Dave Liu5f820432006-11-03 19:33:44 -060083#endif /* CONFIG_QE */
wdenkcbd8a352004-02-24 02:00:03 +000084#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +000085 unsigned long ipb_clk;
86 unsigned long pci_clk;
87#endif
Rafal Jaworowski8993e542007-07-27 14:43:59 +020088#if defined(CONFIG_MPC512X)
89 u32 ipb_clk;
90 u32 csb_clk;
91#endif /* CONFIG_MPC512X */
wdenk983fda82004-10-28 00:09:35 +000092#if defined(CONFIG_MPC8220)
93 unsigned long bExtUart;
94 unsigned long inp_clk;
95 unsigned long pci_clk;
96 unsigned long vco_clk;
97 unsigned long pev_clk;
98 unsigned long flb_clk;
99#endif
wdenk0157ced2002-10-21 17:04:47 +0000100 unsigned long ram_size; /* RAM size */
101 unsigned long reloc_off; /* Relocation Offset */
102 unsigned long reset_status; /* reset status register at boot */
103 unsigned long env_addr; /* Address of Environment struct */
104 unsigned long env_valid; /* Checksum of Environment valid? */
105 unsigned long have_console; /* serial_init() was called */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500106#if defined(CFG_ALLOC_DPRAM) || defined(CONFIG_CPM2)
wdenk0157ced2002-10-21 17:04:47 +0000107 unsigned int dp_alloc_base;
108 unsigned int dp_alloc_top;
109#endif
Stefan Roesef10493c2007-10-23 11:31:05 +0200110#if defined(CONFIG_4xx)
111 u32 uart_clk;
112#endif /* CONFIG_4xx */
wdenk12f34242003-09-02 22:48:03 +0000113#if defined(CFG_GT_6426x)
wdenk0157ced2002-10-21 17:04:47 +0000114 unsigned int mirror_hack[16];
115#endif
wdenk756f5862005-04-03 15:51:42 +0000116#if defined(CONFIG_A3000) || \
117 defined(CONFIG_HIDDEN_DRAGON) || \
118 defined(CONFIG_MUSENKI) || \
119 defined(CONFIG_SANDPOINT)
wdenk0157ced2002-10-21 17:04:47 +0000120 void * console_addr;
121#endif
wdenkc7de8292002-11-19 11:04:11 +0000122#ifdef CONFIG_AMIGAONEG3SE
123 unsigned long relocaddr; /* Start address of U-Boot in RAM */
124#endif
wdenk0157ced2002-10-21 17:04:47 +0000125#if defined(CONFIG_LCD) || defined(CONFIG_VIDEO)
126 unsigned long fb_base; /* Base address of framebuffer memory */
127#endif
wdenk667122a2003-07-15 21:50:34 +0000128#if defined(CONFIG_POST) || defined(CONFIG_LOGBUFFER)
wdenk228f29a2002-12-08 09:53:23 +0000129 unsigned long post_log_word; /* Record POST activities */
wdenk4532cb62003-04-27 22:52:51 +0000130 unsigned long post_init_f_time; /* When post_init_f started */
wdenk228f29a2002-12-08 09:53:23 +0000131#endif
wdenk0157ced2002-10-21 17:04:47 +0000132#ifdef CONFIG_BOARD_TYPES
133 unsigned long board_type;
134#endif
wdenk4532cb62003-04-27 22:52:51 +0000135#ifdef CONFIG_MODEM_SUPPORT
136 unsigned long do_mdm_init;
137 unsigned long be_quiet;
138#endif
Stefan Roese3ad63872007-08-21 16:27:57 +0200139#if defined(CONFIG_LWMON) || defined(CONFIG_LWMON5)
wdenk4532cb62003-04-27 22:52:51 +0000140 unsigned long kbd_status;
wdenk8bde7f72003-06-27 21:31:46 +0000141#endif
wdenk27b207f2003-07-24 23:38:38 +0000142 void **jt; /* jump table */
wdenk0157ced2002-10-21 17:04:47 +0000143} gd_t;
144
145/*
146 * Global Data Flags
147 */
148#define GD_FLG_RELOC 0x00001 /* Code was relocated to RAM */
149#define GD_FLG_DEVINIT 0x00002 /* Devices have been initialized */
wdenkf72da342003-10-10 10:05:42 +0000150#define GD_FLG_SILENT 0x00004 /* Silent mode */
wdenk0157ced2002-10-21 17:04:47 +0000151
152#if 1
wdenk27b207f2003-07-24 23:38:38 +0000153#define DECLARE_GLOBAL_DATA_PTR register volatile gd_t *gd asm ("r29")
wdenk0157ced2002-10-21 17:04:47 +0000154#else /* We could use plain global data, but the resulting code is bigger */
155#define XTRN_DECLARE_GLOBAL_DATA_PTR extern
156#define DECLARE_GLOBAL_DATA_PTR XTRN_DECLARE_GLOBAL_DATA_PTR \
157 gd_t *gd
158#endif
159
160#endif /* __ASM_GBL_DATA_H */