blob: 8a7470545b97c5f8f4358016c2e805d015a6fe87 [file] [log] [blame]
Padmarao Begari39494822019-05-28 15:47:51 +05301/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright (C) 2019 Microchip Technology Inc.
4 * Padmarao Begari <padmarao.begari@microchip.com>
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
10/*
11 * CPU and Board Configuration Options
12 */
Padmarao Begari39494822019-05-28 15:47:51 +053013
14/*
15 * Miscellaneous configurable options
16 */
17#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
18
19/*
20 * Print Buffer Size
21 */
22#define CONFIG_SYS_PBSIZE \
23 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
24
25/*
26 * max number of command args
27 */
28#define CONFIG_SYS_MAXARGS 16
29
30/*
31 * Boot Argument Buffer Size
32 */
33#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
34
35/*
36 * Size of malloc() pool
37 * 512kB is suggested, (CONFIG_ENV_SIZE + 128 * 1024) was not enough
38 */
39#define CONFIG_SYS_MALLOC_LEN (512 << 10)
40
41/*
42 * Physical Memory Map
43 */
44#define PHYS_SDRAM_0 0x80000000 /* SDRAM Bank #1 */
45#define PHYS_SDRAM_0_SIZE 0x40000000 /* 1 GB */
46#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_0
47
48/* Init Stack Pointer */
49#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x200000)
50
51#define CONFIG_SYS_LOAD_ADDR 0x80000000 /* SDRAM */
52
53/*
54 * memtest works on DRAM
55 */
Padmarao Begari39494822019-05-28 15:47:51 +053056
57/* When we use RAM as ENV */
Padmarao Begari39494822019-05-28 15:47:51 +053058
59#endif /* __CONFIG_H */