blob: f6c5ff8e9c8ba02976d8aea3ccb4b27ad3999480 [file] [log] [blame]
York Sunb5b06fb2012-12-23 19:25:27 +00001Overview
2--------
3The B4860QDS is a Freescale reference board that hosts the B4860 SoC (and variants).
4
5B4860 Overview
6-------------
7The B4860 QorIQ Qonverge device is a Freescale high-end, multicore SoC based on
8StarCore and Power Architecture® cores. It targets the broadband wireless
9infrastructure and builds upon the proven success of the existing multicore
10DSPs and Power CPUs. It is designed to bolster the rapidly changing and
11expanding wireless markets, such as 3GLTE (FDD and TDD), LTE-Advanced, and UMTS.
12
13The B4860 is a highly-integrated StarCore and Power Architecture processor that
14contains:
15. Six fully-programmable StarCore SC3900 FVP subsystems, divided into three
16clusters-each core runs up to 1.2 GHz, with an architecture highly optimized for
17wireless base station applications
18. Four dual-thread e6500 Power Architecture processors organized in one cluster-each
19core runs up to 1.8 GHz
20. Two DDR3/3L controllers for high-speed, industry-standard memory interface each
21runs at up to 1866.67 MHz
22. MAPLE-B3 hardware acceleration-for forward error correction schemes including
23Turbo or Viterbi decoding, Turbo encoding and rate matching, MIMO MMSE
24equalization scheme, matrix operations, CRC insertion and check, DFT/iDFT and
25FFT/iFFT calculations, PUSCH/PDSCH acceleration, and UMTS chip rate
26acceleration
27. CoreNet fabric that fully supports coherency using MESI protocol between the
28 e6500 cores, SC3900 FVP cores, memories and external interfaces.
29 CoreNet fabric interconnect runs at 667 MHz and supports coherent and
30 non-coherent out of order transactions with prioritization and bandwidth
31 allocation amongst CoreNet endpoints.
32. Data Path Acceleration Architecture, which includes the following:
33. Frame Manager (FMan), which supports in-line packet parsing and general
34 classification to enable policing and QoS-based packet distribution
35. Queue Manager (QMan) and Buffer Manager (BMan), which allow offloading
36 of queue management, task management, load distribution, flow ordering, buffer
37 management, and allocation tasks from the cores
38. Security engine (SEC 5.3)-crypto-acceleration for protocols such as IPsec,
39 SSL, and 802.16
40. RapidIO manager (RMAN) - Support SRIO types 8, 9, 10, and 11 (inbound and
41 outbound). Supports types 5, 6 (outbound only)
42. Large internal cache memory with snooping and stashing capabilities for
43 bandwidth saving and high utilization of processor elements. The 9856-Kbyte
44 internal memory space includes the following:
45. 32 Kbyte L1 ICache per e6500/SC3900 core
46. 32 Kbyte L1 DCache per e6500/SC3900 core
47. 2048 Kbyte unified L2 cache for each SC3900 FVP cluster
48. 2048 Kbyte unified L2 cache for the e6500 cluster
49. Two 512 Kbyte shared L3 CoreNet platform caches (CPC)
50. Sixteen 10-GHz SerDes lanes serving:
51. Two Serial RapidIO interfaces.
52 - Each supports up to 4 lanes and a total of up to 8 lanes
53. Up to 8-lanes Common Public Radio Interface (CPRI) controller for glue-less
54 antenna connection
55. Two 10-Gbit Ethernet controllers (10GEC)
56. Six 1G/2.5-Gbit Ethernet controllers for network communications
57. PCI Express controller
58. Debug (Aurora)
59. Two OCeaN DMAs
60. Various system peripherals
61. 182 32-bit timers
62
63B4860QDS Overview
64------------------
65- DDRC1: Ten separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s, ECC, 4 GB
66 of memory in two ranks of 2 GB.
67- DDRC2: Five separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s, ECC, 2 GB
68 of memory. Single rank.
69- SerDes 1 multiplexing: Two Vitesse (transmit and receive path) cross-point 16x16 switch
70 VSC3316
71- SerDes 2 multiplexing: Two Vitesse (transmit and receive path) cross-point 8x8 switch VSC3308
72- USB 2.0 ULPI PHY USB3315 by SMSC supports USB port in host mode.
73 B4860 UART port is available over USB-to-UART translator USB2SER or over RS232 flat cable.
74- A Vitesse dual SGMII phy VSC8662 links the B4860 SGMII lines to 2xRJ-45 copper connectors
75 for Stand-alone mode and to the 1000Base-X over AMC MicroTCA connector ports 0 and 2 for
76 AMC mode.
77- The B4860 configuration may be loaded from nine bits coded reset configuration reset source. The
78 RCW source is set by appropriate DIP-switches:
79- 16-bit NOR Flash / PROMJet
80- QIXIS 8-bit NOR Flash Emulator
81- 8-bit NAND Flash
82- 24-bit SPI Flash
83- Long address I2C EEPROM
84- Available debug interfaces are:
85 - On-board eCWTAP controller with ETH and USB I/F
86 - JTAG/COP 16-pin header for any external TAP controller
87 - External JTAG source over AMC to support B2B configuration
88 - 70-pin Aurora debug connector
89- QIXIS (FPGA) logic:
90 - 2 KB internal memory space including
91- IDT840NT4 clock synthesizer provides B4860 essential clocks : SYSCLK, DDRCLK1,2 and
92 RTCCLK.
93- Two 8T49N222A SerDes ref clock devices support two SerDes port clock frequency - total four
94 refclk, including CPRI clock scheme.
95
96B4420 Personality
97--------------------
98
99B4420 Personality
100--------------------
101B4420 is a reduced personality of B4860 with less core/clusters(both SC3900 and e6500), less DDR
102controllers, less serdes lanes, less SGMII interfaces and reduced target frequencies.
103
104Key differences between B4860 and B4420
105----------------------------------------
106
107B4420 has:
1081. Less e6500 cores: 1 cluster with 2 e6500 cores
1092. Less SC3900 cores/clusters: 1 cluster with 2 SC3900 cores per cluster.
1103. Single DDRC
1114. 2X 4 lane serdes
1125. 3 SGMII interfaces
1136. no sRIO
1147. no 10G
115
116B4860QDS Default Settings
117-------------------------
118
119Switch Settings
120----------------
121
122SW1 OFF [0] OFF [1] OFF [1] OFF [0] OFF [1] OFF [0] OFF [1] OFF [1]
123SW2 ON ON ON ON ON ON OFF OFF
124SW3 OFF OFF OFF ON OFF OFF ON OFF
125SW5 OFF OFF OFF OFF OFF OFF ON ON
126
127Note: PCIe slots modes: All the PCIe devices work as Root Complex.
128Note: Boot location: NOR flash.
129
130SysClk/Core(e6500)/CCB/DDR/FMan/DDRCLK/StarCore/CPRI-Maple/eTVPE-Maple/ULB-Maple
13166MHz/1.6GHz/667MHz/1.6GHz data rate/667MHz/133MHz/1200MHz/500MHz/800MHz/667MHz
132
133a) NAND boot
134 SW1 [1.1] = 0
135 SW2 [1.1] = 1
136 SW3 [1:4] = 0001
137b) NOR boot
138 SW1 [1.1] = 1
139 SW2 [1.1] = 0
140 SW3 [1:4] = 1000.
141
142B4420QDS Default Settings
143-------------------------
144
145Switch Settings
146----------------
147SW1 OFF[0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0]
148SW2 ON OFF ON OFF ON ON OFF OFF
149SW3 OFF OFF OFF ON OFF OFF ON OFF
150SW5 OFF OFF OFF OFF OFF OFF ON ON
151
152Note: PCIe slots modes: All the PCIe devices work as Root Complex.
153Note: Boot location: NOR flash.
154
155SysClk/Core(e6500)/CCB/DDR/FMan/DDRCLK/StarCore/CPRI-Maple/eTVPE-Maple/ULB-Maple
15666MHz/1.6GHz/667MHz/1.6GHz data rate/667MHz/133MHz/1200MHz/500MHz/800MHz/667MHz
157
158a) NAND boot
159 SW1 [1.1] = 0
160 SW2 [1.1] = 1
161 SW3 [1:4] = 0001
162b) NOR boot
163 SW1 [1.1] = 1
164 SW2 [1.1] = 0
165 SW3 [1:4] = 1000.
166
167Memory map on B4860QDS
168----------------------
169The addresses in brackets are physical addresses.
170
171Start Address End Address Description Size
1720xF_FFDF_1000 0xF_FFFF_FFFF Free 2 MB
1730xF_FFDF_0000 0xF_FFDF_0FFF IFC - FPGA 4 KB
1740xF_FF81_0000 0xF_FFDE_FFFF Free 5 MB
1750xF_FF80_0000 0xF_FF80_FFFF IFC NAND Flash 64 KB
1760xF_FF00_0000 0xF_FF7F_FFFF Free 8 MB
1770xF_FE00_0000 0xF_FEFF_FFFF CCSRBAR 16 MB
1780xF_F801_0000 0xF_FDFF_FFFF Free 95 MB
1790xF_F800_0000 0xF_F800_FFFF PCIe I/O Space 64 KB
1800xF_F600_0000 0xF_F7FF_FFFF QMAN s/w portal 32 MB
1810xF_F400_0000 0xF_F5FF_FFFF BMAN s/w portal 32 MB
1820xF_F000_0000 0xF_F3FF_FFFF Free 64 MB
1830xF_E800_0000 0xF_EFFF_FFFF IFC NOR Flash 128 MB
1840xF_E000_0000 0xF_E7FF_FFFF Promjet 128 MB
1850xF_A0C0_0000 0xF_DFFF_FFFF Free 1012 MB
1860xF_A000_0000 0xF_A0BF_FFFF MAPLE0/1/2 12 MB
1870xF_0040_0000 0xF_9FFF_FFFF Free 12 GB
1880xF_0000_0000 0xF_003F_FFFF DCSR 4 MB
1890xC_4000_0000 0xE_FFFF_FFFF Free 11 GB
1900xC_3000_0000 0xC_3FFF_FFFF sRIO-2 I/O 256 MB
1910xC_2000_0000 0xC_2FFF_FFFF sRIO-1 I/O 256 MB
1920xC_0000_0000 0xC_1FFF_FFFF PCIe Mem Space 512 MB
1930x1_0000_0000 0xB_FFFF_FFFF Free 44 GB
1940x0_8000_0000 0x0_FFFF_FFFF DDRC1 2 GB
1950x0_0000_0000 0x0_7FFF_FFFF DDRC2 2 GB
196
197Memory map on B4420QDS
198----------------------
199The addresses in brackets are physical addresses.
200
201Start Address End Address Description Size
2020xF_FFDF_1000 0xF_FFFF_FFFF Free 2 MB
2030xF_FFDF_0000 0xF_FFDF_0FFF IFC - FPGA 4 KB
2040xF_FF81_0000 0xF_FFDE_FFFF Free 5 MB
2050xF_FF80_0000 0xF_FF80_FFFF IFC NAND Flash 64 KB
2060xF_FF00_0000 0xF_FF7F_FFFF Free 8 MB
2070xF_FE00_0000 0xF_FEFF_FFFF CCSRBAR 16 MB
2080xF_F801_0000 0xF_FDFF_FFFF Free 95 MB
2090xF_F800_0000 0xF_F800_FFFF PCIe I/O Space 64 KB
2100xF_F600_0000 0xF_F7FF_FFFF QMAN s/w portal 32 MB
2110xF_F400_0000 0xF_F5FF_FFFF BMAN s/w portal 32 MB
2120xF_F000_0000 0xF_F3FF_FFFF Free 64 MB
2130xF_E800_0000 0xF_EFFF_FFFF IFC NOR Flash 128 MB
2140xF_E000_0000 0xF_E7FF_FFFF Promjet 128 MB
2150xF_A0C0_0000 0xF_DFFF_FFFF Free 1012 MB
2160xF_A000_0000 0xF_A0BF_FFFF MAPLE0/1/2 12 MB
2170xF_0040_0000 0xF_9FFF_FFFF Free 12 GB
2180xF_0000_0000 0xF_003F_FFFF DCSR 4 MB
2190xC_4000_0000 0xE_FFFF_FFFF Free 11 GB
2200xC_3000_0000 0xC_3FFF_FFFF sRIO-2 I/O 256 MB
2210xC_2000_0000 0xC_2FFF_FFFF sRIO-1 I/O 256 MB
2220xC_0000_0000 0xC_1FFF_FFFF PCIe Mem Space 512 MB
2230x1_0000_0000 0xB_FFFF_FFFF Free 44 GB
2240x0_0000_0000 0x0_FFFF_FFFF DDRC1 4 GB
225
226
227NOR Flash memory Map on B4860 and B4420QDS
228------------------------------------------
229 Start End Definition Size
2300xEFF80000 0xEFFFFFFF u-boot (current bank) 512KB
2310xEFF60000 0xEFF7FFFF u-boot env (current bank) 128KB
2320xEFF40000 0xEFF5FFFF FMAN Ucode (current bank) 128KB
2330xEF300000 0xEFF3FFFF rootfs (alternate bank) 12MB + 256KB
2340xEE800000 0xEE8FFFFF device tree (alternate bank) 1MB
2350xEE020000 0xEE6FFFFF Linux.uImage (alternate bank) 6MB+896KB
2360xEE000000 0xEE01FFFF RCW (alternate bank) 128KB
2370xEDF80000 0xEDFFFFFF u-boot (alternate bank) 512KB
2380xEDF60000 0xEDF7FFFF u-boot env (alternate bank) 128KB
2390xEDF40000 0xEDF5FFFF FMAN ucode (alternate bank) 128KB
2400xED300000 0xEDF3FFFF rootfs (current bank) 12MB+256MB
2410xEC800000 0xEC8FFFFF device tree (current bank) 1MB
2420xEC020000 0xEC6FFFFF Linux.uImage (current bank) 6MB+896KB
2430xEC000000 0xEC01FFFF RCW (current bank) 128KB
244
245Various Software configurations/environment variables/commands
246--------------------------------------------------------------
247The below commands apply to both B4860QDS and B4420QDS.
248
2491. U-boot environment variable hwconfig
250 The default hwconfig is:
251 hwconfig=fsl_ddr:ctlr_intlv=null,bank_intlv=cs0_cs1;usb1:
252 dr_mode=host,phy_type=ulpi
253 Note: For USB gadget set "dr_mode=peripheral"
254
2552. FMAN Ucode versions
256 fsl_fman_ucode_B4860_106_3_6.bin
257
2583. Switching to alternate bank
259 Commands for switching to alternate bank.
260
261 1. To change from vbank0 to vbank2
262 => qixis_reset altbank (it will boot using vbank2)
263
264 2.To change from vbank2 to vbank0
265 => qixis reset (it will boot using vbank0)
266
2674. To change personality of board
268 For changing personality from B4860 to B4420
269 1)Boot from vbank0
270 2)Flash vbank2 with b4420 rcw and u-boot
271 3)Give following commands to uboot prompt
272 => mw.b ffdf0040 0x30;
273 => mw.b ffdf0010 0x00;
274 => mw.b ffdf0062 0x02;
275 => mw.b ffdf0050 0x02;
276 => mw.b ffdf0010 0x30;
277 => reset
278
279 Note: Power off cycle will lead to default switch settings.
280 Note: 0xffdf0000 is the address of the QIXIS FPGA.
281
2825. Switching between NOR and NAND boot(RCW src changed from NOR <-> NAND)
283
284 To change from NOR to NAND boot give following command on uboot prompt
285 => mw.b ffdf0040 0x30
286 => mw.b ffdf0010 0x00
287 => mw.b 0xffdf0050 0x08
288 => mw.b 0xffdf0060 0x82
289 => mw.b ffdf0061 0x00
290 => mw.b ffdf0010 0x30
291 => reset
292
293 To change from NAND to NOR boot give following command on uboot prompt:
294 => mw.b ffdf0040 0x30
295 => mw.b ffdf0010 0x00
296 => mw.b 0xffdf0050 0x00(for vbank0) or (mw.b 0xffdf0050 0x02 for vbank2)
297 => mw.b 0xffdf0060 0x12
298 => mw.b ffdf0061 0x01
299 => mw.b ffdf0010 0x30
300 => reset
301
302 Note: Power off cycle will lead to default switch settings.
303 Note: 0xffdf0000 is the address of the QIXIS FPGA.
304
3056. Ethernet interfaces for B4860QDS
306 Serdes protocosl tested:
307 0x2a, 0x8d (serdes1, serdes2) [DEFAULT]
308 0x2a, 0xb2 (serdes1, serdes2)
309
310 When using [DEFAULT] RCW, which including 2 * 1G SGMII on board and 2 * 1G
311 SGMII on SGMII riser card.
312 Under U-boot these network interfaces are recognized as:
313 FM1@DTSEC3, FM1@DTSEC4, FM1@DTSEC5 and FM1@DTSEC6.
314
315 On Linux the interfaces are renamed as:
316 . eth2 -> fm1-gb2
317 . eth3 -> fm1-gb3
318 . eth4 -> fm1-gb4
319 . eth5 -> fm1-gb5
320
3217. RCW and Ethernet interfaces for B4420QDS
322 Serdes protocosl tested:
323 0x18, 0x9e (serdes1, serdes2)
324
325 Under U-boot these network interfaces are recognized as:
326 FM1@DTSEC3, FM1@DTSEC4 and e1000#0.
327
328 On Linux the interfaces are renamed as:
329 . eth2 -> fm1-gb2
330 . eth3 -> fm1-gb3