blob: d2a2ea71e1211a4b8382c3ec29297e86b9288984 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00006 */
7
8#include <fpga.h>
9
10#ifndef _XILINX_H_
11#define _XILINX_H_
12
wdenkc6097192002-11-03 00:24:07 +000013/* Xilinx types
14 *********************************************************************/
Michal Simek2df9d5c2014-03-13 12:58:20 +010015typedef enum { /* typedef xilinx_iface */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020016 min_xilinx_iface_type, /* low range check value */
17 slave_serial, /* serial data and external clock */
18 master_serial, /* serial data w/ internal clock (not used) */
19 slave_parallel, /* parallel data w/ external latch */
20 jtag_mode, /* jtag/tap serial (not used ) */
21 master_selectmap, /* master SelectMap (virtex2) */
22 slave_selectmap, /* slave SelectMap (virtex2) */
Michal Simekd5dae852013-04-22 15:43:02 +020023 devcfg, /* devcfg interface (zynq) */
Siva Durga Prasad Paladugu6b245012016-01-13 16:25:37 +053024 csu_dma, /* csu_dma interface (zynqmp) */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020025 max_xilinx_iface_type /* insert all new types before this */
Michal Simek2df9d5c2014-03-13 12:58:20 +010026} xilinx_iface; /* end, typedef xilinx_iface */
wdenkc6097192002-11-03 00:24:07 +000027
Michal Simek2df9d5c2014-03-13 12:58:20 +010028typedef enum { /* typedef xilinx_family */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020029 min_xilinx_type, /* low range check value */
Michal Simekb625b9a2014-03-13 11:23:43 +010030 xilinx_spartan2, /* Spartan-II Family */
Michal Simek2df9d5c2014-03-13 12:58:20 +010031 xilinx_virtexE, /* Virtex-E Family */
Michal Simekd9071ce2014-03-13 11:33:36 +010032 xilinx_virtex2, /* Virtex2 Family */
Michal Simek2a6e3862014-03-13 11:28:42 +010033 xilinx_spartan3, /* Spartan-III Family */
Michal Simekd5dae852013-04-22 15:43:02 +020034 xilinx_zynq, /* Zynq Family */
Siva Durga Prasad Paladugu6b245012016-01-13 16:25:37 +053035 xilinx_zynqmp, /* ZynqMP Family */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020036 max_xilinx_type /* insert all new types before this */
Michal Simek2df9d5c2014-03-13 12:58:20 +010037} xilinx_family; /* end, typedef xilinx_family */
wdenkc6097192002-11-03 00:24:07 +000038
Michal Simekf8c1be92014-03-13 12:49:21 +010039typedef struct { /* typedef xilinx_desc */
Michal Simek2df9d5c2014-03-13 12:58:20 +010040 xilinx_family family; /* part type */
41 xilinx_iface iface; /* interface type */
Wolfgang Denk53677ef2008-05-20 16:00:29 +020042 size_t size; /* bytes of data part can accept */
43 void *iface_fns; /* interface function table */
44 int cookie; /* implementation specific cookie */
Michal Simek14cfc4f2014-03-13 13:07:57 +010045 struct xilinx_fpga_op *operations; /* operations */
Michal Simek6631db42013-04-26 15:04:48 +020046 char *name; /* device name in bitstream */
Michal Simekf8c1be92014-03-13 12:49:21 +010047} xilinx_desc; /* end, typedef xilinx_desc */
wdenkc6097192002-11-03 00:24:07 +000048
Michal Simek14cfc4f2014-03-13 13:07:57 +010049struct xilinx_fpga_op {
Michal Simek7a78bd22014-05-02 14:09:30 +020050 int (*load)(xilinx_desc *, const void *, size_t, bitstream_type);
Siva Durga Prasad Paladugu1a897662014-03-14 16:35:37 +053051 int (*loadfs)(xilinx_desc *, const void *, size_t, fpga_fs_info *);
Michal Simek14cfc4f2014-03-13 13:07:57 +010052 int (*dump)(xilinx_desc *, const void *, size_t);
53 int (*info)(xilinx_desc *);
54};
55
wdenkc6097192002-11-03 00:24:07 +000056/* Generic Xilinx Functions
57 *********************************************************************/
Michal Simek7a78bd22014-05-02 14:09:30 +020058int xilinx_load(xilinx_desc *desc, const void *image, size_t size,
59 bitstream_type bstype);
Michal Simekf8c1be92014-03-13 12:49:21 +010060int xilinx_dump(xilinx_desc *desc, const void *buf, size_t bsize);
61int xilinx_info(xilinx_desc *desc);
Siva Durga Prasad Paladugu1a897662014-03-14 16:35:37 +053062int xilinx_loadfs(xilinx_desc *desc, const void *buf, size_t bsize,
63 fpga_fs_info *fpga_fsinfo);
wdenkc6097192002-11-03 00:24:07 +000064
65/* Board specific implementation specific function types
66 *********************************************************************/
Michal Simek2df9d5c2014-03-13 12:58:20 +010067typedef int (*xilinx_pgm_fn)(int assert_pgm, int flush, int cookie);
68typedef int (*xilinx_init_fn)(int cookie);
69typedef int (*xilinx_err_fn)(int cookie);
70typedef int (*xilinx_done_fn)(int cookie);
71typedef int (*xilinx_clk_fn)(int assert_clk, int flush, int cookie);
72typedef int (*xilinx_cs_fn)(int assert_cs, int flush, int cookie);
73typedef int (*xilinx_wr_fn)(int assert_write, int flush, int cookie);
74typedef int (*xilinx_rdata_fn)(unsigned char *data, int cookie);
75typedef int (*xilinx_wdata_fn)(unsigned char data, int flush, int cookie);
76typedef int (*xilinx_busy_fn)(int cookie);
77typedef int (*xilinx_abort_fn)(int cookie);
78typedef int (*xilinx_pre_fn)(int cookie);
79typedef int (*xilinx_post_fn)(int cookie);
80typedef int (*xilinx_bwr_fn)(void *buf, size_t len, int flush, int cookie);
wdenkc6097192002-11-03 00:24:07 +000081
82#endif /* _XILINX_H_ */