blob: 4d492988eba7feb446d427c7d32e835d4c5dd80b [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Wu, Josh9e336902013-04-16 23:42:44 +00002/*
3 * (C) Copyright 2013 Atmel Corporation.
4 * Josh Wu <josh.wu@atmel.com>
5 *
6 * Configuation settings for the AT91SAM9N12-EK boards.
Wu, Josh9e336902013-04-16 23:42:44 +00007 */
8
9#ifndef __AT91SAM9N12_CONFIG_H_
10#define __AT91SAM9N12_CONFIG_H_
11
Wu, Josh9e336902013-04-16 23:42:44 +000012/* ARM asynchronous clock */
13#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
14#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */
Wu, Josh9e336902013-04-16 23:42:44 +000015
16/* Misc CPU related */
Wu, Josh9e336902013-04-16 23:42:44 +000017
Wu, Josh9e336902013-04-16 23:42:44 +000018/* LCD */
Wu, Josh9e336902013-04-16 23:42:44 +000019#define LCD_BPP LCD_COLOR16
20#define LCD_OUTPUT_BPP 24
Wu, Josh9e336902013-04-16 23:42:44 +000021
Wu, Josh9e336902013-04-16 23:42:44 +000022#define CONFIG_SYS_SDRAM_BASE 0x20000000
23#define CONFIG_SYS_SDRAM_SIZE 0x08000000
24
Wu, Josh9e336902013-04-16 23:42:44 +000025/* DataFlash */
Wu, Josh9e336902013-04-16 23:42:44 +000026
27/* NAND flash */
28#ifdef CONFIG_CMD_NAND
Wu, Josh9e336902013-04-16 23:42:44 +000029#define CONFIG_SYS_MAX_NAND_DEVICE 1
30#define CONFIG_SYS_NAND_BASE 0x40000000
31#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
32#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Andreas Bießmannac45bb12013-11-29 12:13:45 +010033#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4)
34#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5)
Tom Rini8f1a80e2017-07-28 21:31:42 -040035#endif
Wu, Josh9e336902013-04-16 23:42:44 +000036
Wu, Josh9e336902013-04-16 23:42:44 +000037#define CONFIG_EXTRA_ENV_SETTINGS \
38 "console=console=ttyS0,115200\0" \
Wu, Josh9e336902013-04-16 23:42:44 +000039 "bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\
40 "bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0"
41
Bo Shenff255e82015-03-27 14:23:36 +080042/* SPL */
Bo Shenff255e82015-03-27 14:23:36 +080043
Bo Shenff255e82015-03-27 14:23:36 +080044#define CONFIG_SYS_MONITOR_LEN (512 << 10)
45
46#define CONFIG_SYS_MASTER_CLOCK 132096000
47#define CONFIG_SYS_AT91_PLLA 0x20953f03
48#define CONFIG_SYS_MCKR 0x1301
49#define CONFIG_SYS_MCKR_CSS 0x1302
50
Wu, Josh9e336902013-04-16 23:42:44 +000051#endif