blob: c933e841388421045d908e0147012d0fca0ae670 [file] [log] [blame]
Heinrich Schuchardt143256b2019-04-28 06:46:57 +02001// SPDX-License-Identifier: GPL-2.0
Fabian Vogt46025582016-09-26 14:26:47 +02002#include "bcm283x.dtsi"
3
4/ {
5 compatible = "brcm,bcm2836";
6
7 soc {
8 ranges = <0x7e000000 0x3f000000 0x1000000>,
9 <0x40000000 0x40000000 0x00001000>;
10 dma-ranges = <0xc0000000 0x00000000 0x3f000000>;
11
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020012 local_intc: local_intc@40000000 {
Fabian Vogt46025582016-09-26 14:26:47 +020013 compatible = "brcm,bcm2836-l1-intc";
14 reg = <0x40000000 0x100>;
15 interrupt-controller;
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020016 #interrupt-cells = <2>;
Fabian Vogt46025582016-09-26 14:26:47 +020017 interrupt-parent = <&local_intc>;
18 };
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020019 };
Fabian Vogt46025582016-09-26 14:26:47 +020020
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020021 arm-pmu {
22 compatible = "arm,cortex-a7-pmu";
23 interrupt-parent = <&local_intc>;
24 interrupts = <9 IRQ_TYPE_LEVEL_HIGH>;
Fabian Vogt46025582016-09-26 14:26:47 +020025 };
26
27 timer {
28 compatible = "arm,armv7-timer";
29 interrupt-parent = <&local_intc>;
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020030 interrupts = <0 IRQ_TYPE_LEVEL_HIGH>, // PHYS_SECURE_PPI
31 <1 IRQ_TYPE_LEVEL_HIGH>, // PHYS_NONSECURE_PPI
32 <3 IRQ_TYPE_LEVEL_HIGH>, // VIRT_PPI
33 <2 IRQ_TYPE_LEVEL_HIGH>; // HYP_PPI
Fabian Vogt46025582016-09-26 14:26:47 +020034 always-on;
35 };
36
37 cpus: cpus {
38 #address-cells = <1>;
39 #size-cells = <0>;
Alexander Graf409f05f2017-10-04 14:39:16 +020040 enable-method = "brcm,bcm2836-smp";
Fabian Vogt46025582016-09-26 14:26:47 +020041
42 v7_cpu0: cpu@0 {
43 device_type = "cpu";
44 compatible = "arm,cortex-a7";
45 reg = <0xf00>;
46 clock-frequency = <800000000>;
47 };
48
49 v7_cpu1: cpu@1 {
50 device_type = "cpu";
51 compatible = "arm,cortex-a7";
52 reg = <0xf01>;
53 clock-frequency = <800000000>;
54 };
55
56 v7_cpu2: cpu@2 {
57 device_type = "cpu";
58 compatible = "arm,cortex-a7";
59 reg = <0xf02>;
60 clock-frequency = <800000000>;
61 };
62
63 v7_cpu3: cpu@3 {
64 device_type = "cpu";
65 compatible = "arm,cortex-a7";
66 reg = <0xf03>;
67 clock-frequency = <800000000>;
68 };
69 };
70};
71
72/* Make the BCM2835-style global interrupt controller be a child of the
73 * CPU-local interrupt controller.
74 */
75&intc {
76 compatible = "brcm,bcm2836-armctrl-ic";
77 reg = <0x7e00b200 0x200>;
78 interrupt-parent = <&local_intc>;
Heinrich Schuchardt143256b2019-04-28 06:46:57 +020079 interrupts = <8 IRQ_TYPE_LEVEL_HIGH>;
Fabian Vogt46025582016-09-26 14:26:47 +020080};
Alexander Graf409f05f2017-10-04 14:39:16 +020081
82&cpu_thermal {
83 coefficients = <(-538) 407000>;
84};
85
86/* enable thermal sensor with the correct compatible property set */
87&thermal {
88 compatible = "brcm,bcm2836-thermal";
89 status = "okay";
90};