blob: 2659854ea1c0aeeb915e3ab295f3dca95f935d00 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/samsung,s5pv210-audss-clock.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Samsung S5Pv210 SoC Audio SubSystem clock controller
8
9maintainers:
10 - Chanwoo Choi <cw00.choi@samsung.com>
11 - Krzysztof Kozlowski <krzk@kernel.org>
12 - Sylwester Nawrocki <s.nawrocki@samsung.com>
13 - Tomasz Figa <tomasz.figa@gmail.com>
14
15description: |
16 All available clocks are defined as preprocessor macros in
17 include/dt-bindings/clock/s5pv210-audss.h header.
18
19properties:
20 compatible:
21 const: samsung,s5pv210-audss-clock
22
23 clocks:
24 minItems: 4
25 items:
26 - description:
27 AHB bus clock of the Audio Subsystem.
28 - description:
29 Optional fixed rate PLL reference clock, parent of mout_audss. If not
30 specified (i.e. xusbxti is used for PLL reference), it is fixed to a
31 clock named "xxti".
32 - description:
33 Input PLL to the AudioSS block, parent of mout_audss.
34 - description:
35 Audio bus clock, parent of mout_i2s.
36 - description:
37 Optional external i2s clock, parent of mout_i2s. If not specified, it
38 is fixed to a clock named "iiscdclk0".
39
40 clock-names:
41 minItems: 4
42 items:
43 - const: hclk
44 - const: xxti
45 - const: fout_epll
46 - const: sclk_audio0
47 - const: iiscdclk0
48
49 "#clock-cells":
50 const: 1
51
52 power-domains:
53 maxItems: 1
54
55 reg:
56 maxItems: 1
57
58required:
59 - compatible
60 - clocks
61 - clock-names
62 - "#clock-cells"
63 - reg
64
65additionalProperties: false
66
67examples:
68 - |
69 #include <dt-bindings/clock/s5pv210.h>
70
71 clock-controller@c0900000 {
72 compatible = "samsung,s5pv210-audss-clock";
73 reg = <0xc0900000 0x1000>;
74 #clock-cells = <1>;
75 clock-names = "hclk", "xxti", "fout_epll", "sclk_audio0";
76 clocks = <&clocks DOUT_HCLKP>, <&xxti>, <&clocks FOUT_EPLL>,
77 <&clocks SCLK_AUDIO0>;
78 };