blob: bb0bd8d5f812780b97c785d2d6282c02eaac4bcb [file] [log] [blame]
Jagan Teki67685942018-05-07 13:03:26 +05301#
2# Phy drivers for Allwinner platforms
3#
4config PHY_SUN4I_USB
5 bool "Allwinner Sun4I USB PHY driver"
6 depends on ARCH_SUNXI
Andre Przywarafcd92202023-06-12 00:32:37 +01007 depends on !MACH_SUN9I
Andre Przywarafcd92202023-06-12 00:32:37 +01008 default n if MACH_SUN8I_V3S
9 default y
Samuel Holland6fa41cd2021-09-12 09:22:42 -050010 select DM_REGULATOR
Jagan Teki67685942018-05-07 13:03:26 +053011 select PHY
12 help
13 Enable this to support the transceiver that is part of Allwinner
14 sunxi SoCs.
15
16 This driver controls the entire USB PHY block, both the USB OTG
Andre Przywarafcd92202023-06-12 00:32:37 +010017 parts, as well as the regular USB HCI host PHYs.
Samuel Holland7f899da2021-07-05 13:29:01 +010018
Samuel Hollanda35628e2022-07-14 23:09:19 -050019config INITIAL_USB_SCAN_DELAY
20 int "Delay initial USB scan by x ms to allow builtin devices to init"
21 depends on PHY_SUN4I_USB
22 default 0
23 help
24 Some boards have on board usb devices which need longer than
25 the USB spec's 1 second to connect from board powerup. Set
26 this option to a nonzero value to add an extra delay before
27 the first USB bus scan.
28
Samuel Holland7f899da2021-07-05 13:29:01 +010029config PHY_SUN50I_USB3
30 bool "Allwinner sun50i USB3 PHY driver"
31 depends on ARCH_SUNXI
32 select PHY
33 help
34 Enable this to support the USB3 transceiver that is part of
35 Allwinner sun50i SoCs.