blob: dd0ef707d6d5b56ef522b1d2f89cb4bd6a09d844 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2002
3 * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
4 * Keith Outwater, keith_outwater@mvis.com.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
wdenkc6097192002-11-03 00:24:07 +00007 */
8
9/*
10 * Virtex2 FPGA configuration support for the GEN860T computer
11 */
12
13#include <common.h>
14#include <virtex2.h>
15#include <command.h>
16#include "fpga.h"
17
Wolfgang Denkd87080b2006-03-31 18:32:53 +020018DECLARE_GLOBAL_DATA_PTR;
19
Matthias Fuchs01335022007-12-27 17:12:34 +010020#if defined(CONFIG_FPGA)
wdenkc6097192002-11-03 00:24:07 +000021
22#if 0
23#define GEN860T_FPGA_DEBUG
24#endif
25
26#ifdef GEN860T_FPGA_DEBUG
27#define PRINTF(fmt,args...) printf (fmt ,##args)
28#else
29#define PRINTF(fmt,args...)
30#endif
31
32/*
33 * Port bit numbers for the Selectmap controls
34 */
35#define FPGA_INIT_BIT_NUM 22 /* PB22 */
36#define FPGA_RESET_BIT_NUM 11 /* PC11 */
37#define FPGA_DONE_BIT_NUM 16 /* PB16 */
38#define FPGA_PROGRAM_BIT_NUM 7 /* PA7 */
39
40/* Note that these are pointers to code that is in Flash. They will be
41 * relocated at runtime.
42 */
Michal Simekd9071ce2014-03-13 11:33:36 +010043xilinx_virtex2_slave_selectmap_fns fpga_fns = {
wdenkc6097192002-11-03 00:24:07 +000044 fpga_pre_config_fn,
45 fpga_pgm_fn,
46 fpga_init_fn,
47 fpga_err_fn,
48 fpga_done_fn,
49 fpga_clk_fn,
50 fpga_cs_fn,
51 fpga_wr_fn,
52 fpga_read_data_fn,
53 fpga_write_data_fn,
54 fpga_busy_fn,
55 fpga_abort_fn,
56 fpga_post_config_fn
57};
58
Michal Simekf8c1be92014-03-13 12:49:21 +010059xilinx_desc fpga[CONFIG_FPGA_COUNT] = {
Michal Simekd9071ce2014-03-13 11:33:36 +010060 {xilinx_virtex2,
wdenkbf9e3b32004-02-12 00:47:09 +000061 slave_selectmap,
62 XILINX_XC2V3000_SIZE,
63 (void *) &fpga_fns,
64 0}
wdenkc6097192002-11-03 00:24:07 +000065};
66
67/*
68 * Display FPGA revision information
69 */
wdenkbf9e3b32004-02-12 00:47:09 +000070void print_fpga_revision (void)
wdenkc6097192002-11-03 00:24:07 +000071{
wdenkbf9e3b32004-02-12 00:47:09 +000072 vu_long *rev_p = (vu_long *) 0x60000008;
wdenkc6097192002-11-03 00:24:07 +000073
wdenkbf9e3b32004-02-12 00:47:09 +000074 printf ("FPGA Revision 0x%.8lx"
75 " (Date %.2lx/%.2lx/%.2lx, Status \"%.1lx\", Version %.3lu)\n",
76 *rev_p,
77 ((*rev_p >> 28) & 0xf),
78 ((*rev_p >> 20) & 0xff),
79 ((*rev_p >> 12) & 0xff),
80 ((*rev_p >> 8) & 0xf), (*rev_p & 0xff));
wdenkc6097192002-11-03 00:24:07 +000081}
82
83
84/*
85 * Perform a simple test of the FPGA to processor interface using the FPGA's
86 * inverting bus test register. The great thing about doing a read/write
87 * test on a register that inverts it's contents is that you avoid any
88 * problems with bus charging.
89 * Return 0 on failure, 1 on success.
90 */
wdenkbf9e3b32004-02-12 00:47:09 +000091int test_fpga_ibtr (void)
wdenkc6097192002-11-03 00:24:07 +000092{
wdenkbf9e3b32004-02-12 00:47:09 +000093 vu_long *ibtr_p = (vu_long *) 0x60000010;
wdenkc6097192002-11-03 00:24:07 +000094 vu_long readback;
95 vu_long compare;
96 int i;
97 int j;
98 int k;
99 int pass = 1;
100
101 static const ulong bitpattern[] = {
wdenkbf9e3b32004-02-12 00:47:09 +0000102 0xdeadbeef, /* magic ID pattern for debug */
103 0x00000001, /* single bit */
104 0x00000003, /* two adjacent bits */
105 0x00000007, /* three adjacent bits */
106 0x0000000F, /* four adjacent bits */
107 0x00000005, /* two non-adjacent bits */
108 0x00000015, /* three non-adjacent bits */
109 0x00000055, /* four non-adjacent bits */
110 0xaaaaaaaa, /* alternating 1/0 */
wdenkc6097192002-11-03 00:24:07 +0000111 };
112
113 for (i = 0; i < 1024; i++) {
114 for (j = 0; j < 31; j++) {
wdenkbf9e3b32004-02-12 00:47:09 +0000115 for (k = 0;
116 k < sizeof (bitpattern) / sizeof (bitpattern[0]);
117 k++) {
wdenkc6097192002-11-03 00:24:07 +0000118 *ibtr_p = compare = (bitpattern[k] << j);
119 readback = *ibtr_p;
120 if (readback != ~compare) {
wdenkbf9e3b32004-02-12 00:47:09 +0000121 printf ("%s:%d: FPGA test fail: expected 0x%.8lx" " actual 0x%.8lx\n", __FUNCTION__, __LINE__, ~compare, readback);
wdenkc6097192002-11-03 00:24:07 +0000122 pass = 0;
123 break;
124 }
125 }
wdenkbf9e3b32004-02-12 00:47:09 +0000126 if (!pass)
127 break;
wdenkc6097192002-11-03 00:24:07 +0000128 }
wdenkbf9e3b32004-02-12 00:47:09 +0000129 if (!pass)
130 break;
wdenkc6097192002-11-03 00:24:07 +0000131 }
132 if (pass) {
wdenkbf9e3b32004-02-12 00:47:09 +0000133 printf ("FPGA inverting bus test passed\n");
134 print_fpga_revision ();
135 } else {
136 printf ("** FPGA inverting bus test failed\n");
wdenkc6097192002-11-03 00:24:07 +0000137 }
138 return pass;
139}
140
141
142/*
143 * Set the active-low FPGA reset signal.
144 */
wdenkbf9e3b32004-02-12 00:47:09 +0000145void fpga_reset (int assert)
wdenkc6097192002-11-03 00:24:07 +0000146{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200147 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000148
wdenkbf9e3b32004-02-12 00:47:09 +0000149 PRINTF ("%s:%d: RESET ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000150 if (assert) {
151 immap->im_ioport.iop_pcdat &= ~(0x8000 >> FPGA_RESET_BIT_NUM);
wdenkbf9e3b32004-02-12 00:47:09 +0000152 PRINTF ("asserted\n");
153 } else {
wdenkc6097192002-11-03 00:24:07 +0000154 immap->im_ioport.iop_pcdat |= (0x8000 >> FPGA_RESET_BIT_NUM);
wdenkbf9e3b32004-02-12 00:47:09 +0000155 PRINTF ("deasserted\n");
wdenkc6097192002-11-03 00:24:07 +0000156 }
157}
158
159
160/*
161 * Initialize the SelectMap interface. We assume that the mode and the
162 * initial state of all of the port pins have already been set!
163 */
wdenkbf9e3b32004-02-12 00:47:09 +0000164void fpga_selectmap_init (void)
wdenkc6097192002-11-03 00:24:07 +0000165{
wdenkbf9e3b32004-02-12 00:47:09 +0000166 PRINTF ("%s:%d: Initialize SelectMap interface\n", __FUNCTION__,
167 __LINE__);
York Sun472d5462013-04-01 11:29:11 -0700168 fpga_pgm_fn(false, false, 0); /* make sure program pin is inactive */
wdenkc6097192002-11-03 00:24:07 +0000169}
170
171
172/*
173 * Initialize the fpga. Return 1 on success, 0 on failure.
174 */
wdenkbf9e3b32004-02-12 00:47:09 +0000175int gen860t_init_fpga (void)
wdenkc6097192002-11-03 00:24:07 +0000176{
wdenkc6097192002-11-03 00:24:07 +0000177 int i;
178
Peter Tyser6385b282009-09-21 11:20:32 -0500179 PRINTF ("%s:%d: Initialize FPGA interface\n",
180 __FUNCTION__, __LINE__);
181 fpga_init ();
wdenkbf9e3b32004-02-12 00:47:09 +0000182 fpga_selectmap_init ();
wdenkc6097192002-11-03 00:24:07 +0000183
wdenkbf9e3b32004-02-12 00:47:09 +0000184 for (i = 0; i < CONFIG_FPGA_COUNT; i++) {
185 PRINTF ("%s:%d: Adding fpga %d\n", __FUNCTION__, __LINE__, i);
186 fpga_add (fpga_xilinx, &fpga[i]);
wdenkc6097192002-11-03 00:24:07 +0000187 }
wdenkbf9e3b32004-02-12 00:47:09 +0000188 return 1;
wdenkc6097192002-11-03 00:24:07 +0000189}
190
191
192/*
193 * Set the FPGA's active-low SelectMap program line to the specified level
194 */
wdenkbf9e3b32004-02-12 00:47:09 +0000195int fpga_pgm_fn (int assert, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000196{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200197 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000198
wdenkbf9e3b32004-02-12 00:47:09 +0000199 PRINTF ("%s:%d: FPGA PROGRAM ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000200
201 if (assert) {
wdenkbf9e3b32004-02-12 00:47:09 +0000202 immap->im_ioport.iop_padat &=
203 ~(0x8000 >> FPGA_PROGRAM_BIT_NUM);
204 PRINTF ("asserted\n");
205 } else {
206 immap->im_ioport.iop_padat |=
207 (0x8000 >> FPGA_PROGRAM_BIT_NUM);
208 PRINTF ("deasserted\n");
wdenkc6097192002-11-03 00:24:07 +0000209 }
210 return assert;
211}
212
213
214/*
215 * Test the state of the active-low FPGA INIT line. Return 1 on INIT
216 * asserted (low).
217 */
wdenkbf9e3b32004-02-12 00:47:09 +0000218int fpga_init_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000219{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000221
wdenkbf9e3b32004-02-12 00:47:09 +0000222 PRINTF ("%s:%d: INIT check... ", __FUNCTION__, __LINE__);
223 if (immap->im_cpm.cp_pbdat & (0x80000000 >> FPGA_INIT_BIT_NUM)) {
224 PRINTF ("high\n");
wdenkc6097192002-11-03 00:24:07 +0000225 return 0;
wdenkbf9e3b32004-02-12 00:47:09 +0000226 } else {
227 PRINTF ("low\n");
wdenkc6097192002-11-03 00:24:07 +0000228 return 1;
229 }
230}
231
232
233/*
234 * Test the state of the active-high FPGA DONE pin
235 */
wdenkbf9e3b32004-02-12 00:47:09 +0000236int fpga_done_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000237{
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200238 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
wdenkc6097192002-11-03 00:24:07 +0000239
wdenkbf9e3b32004-02-12 00:47:09 +0000240 PRINTF ("%s:%d: DONE check... ", __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000241 if (immap->im_cpm.cp_pbdat & (0x80000000 >> FPGA_DONE_BIT_NUM)) {
wdenkbf9e3b32004-02-12 00:47:09 +0000242 PRINTF ("high\n");
wdenkc6097192002-11-03 00:24:07 +0000243 return FPGA_SUCCESS;
wdenkbf9e3b32004-02-12 00:47:09 +0000244 } else {
245 PRINTF ("low\n");
wdenkc6097192002-11-03 00:24:07 +0000246 return FPGA_FAIL;
247 }
248}
249
250
251/*
252 * Read FPGA SelectMap data.
253 */
wdenkbf9e3b32004-02-12 00:47:09 +0000254int fpga_read_data_fn (unsigned char *data, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000255{
wdenkbf9e3b32004-02-12 00:47:09 +0000256 vu_char *p = (vu_char *) SELECTMAP_BASE;
wdenkc6097192002-11-03 00:24:07 +0000257
258 *data = *p;
259#if 0
wdenkbf9e3b32004-02-12 00:47:09 +0000260 PRINTF ("%s: Read 0x%x into 0x%p\n", __FUNCTION__, (int) data, data);
wdenkc6097192002-11-03 00:24:07 +0000261#endif
wdenkbf9e3b32004-02-12 00:47:09 +0000262 return (int) data;
wdenkc6097192002-11-03 00:24:07 +0000263}
264
265
266/*
267 * Write data to the FPGA SelectMap port
268 */
wdenkbf9e3b32004-02-12 00:47:09 +0000269int fpga_write_data_fn (unsigned char data, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000270{
wdenkbf9e3b32004-02-12 00:47:09 +0000271 vu_char *p = (vu_char *) SELECTMAP_BASE;
wdenkc6097192002-11-03 00:24:07 +0000272
273#if 0
wdenkbf9e3b32004-02-12 00:47:09 +0000274 PRINTF ("%s: Write Data 0x%x\n", __FUNCTION__, (int) data);
wdenkc6097192002-11-03 00:24:07 +0000275#endif
276 *p = data;
wdenkbf9e3b32004-02-12 00:47:09 +0000277 return (int) data;
wdenkc6097192002-11-03 00:24:07 +0000278}
279
280
281/*
282 * Abort and FPGA operation
283 */
wdenkbf9e3b32004-02-12 00:47:09 +0000284int fpga_abort_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000285{
wdenkbf9e3b32004-02-12 00:47:09 +0000286 PRINTF ("%s:%d: FPGA program sequence aborted\n",
287 __FUNCTION__, __LINE__);
wdenkc6097192002-11-03 00:24:07 +0000288 return FPGA_FAIL;
289}
290
291
292/*
293 * FPGA pre-configuration function. Just make sure that
294 * FPGA reset is asserted to keep the FPGA from starting up after
295 * configuration.
296 */
wdenkbf9e3b32004-02-12 00:47:09 +0000297int fpga_pre_config_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000298{
wdenkbf9e3b32004-02-12 00:47:09 +0000299 PRINTF ("%s:%d: FPGA pre-configuration\n", __FUNCTION__, __LINE__);
York Sun472d5462013-04-01 11:29:11 -0700300 fpga_reset(true);
wdenkc6097192002-11-03 00:24:07 +0000301 return 0;
302}
303
304
305/*
306 * FPGA post configuration function. Blip the FPGA reset line and then see if
307 * the FPGA appears to be running.
308 */
wdenkbf9e3b32004-02-12 00:47:09 +0000309int fpga_post_config_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000310{
311 int rc;
312
wdenkbf9e3b32004-02-12 00:47:09 +0000313 PRINTF ("%s:%d: FPGA post configuration\n", __FUNCTION__, __LINE__);
York Sun472d5462013-04-01 11:29:11 -0700314 fpga_reset(true);
wdenkbf9e3b32004-02-12 00:47:09 +0000315 udelay (1000);
York Sun472d5462013-04-01 11:29:11 -0700316 fpga_reset(false);
wdenkc6097192002-11-03 00:24:07 +0000317 udelay (1000);
318
319 /*
320 * Use the FPGA,s inverting bus test register to do a simple test of the
321 * processor interface.
322 */
wdenkbf9e3b32004-02-12 00:47:09 +0000323 rc = test_fpga_ibtr ();
wdenkc6097192002-11-03 00:24:07 +0000324 return rc;
325}
326
327
328/*
329 * Clock, chip select and write signal assert functions and error check
330 * and busy functions. These are only stubs because the GEN860T selectmap
331 * interface handles sequencing of control signals automatically (it uses
332 * a memory-mapped interface to the FPGA SelectMap port). The design of
333 * the interface guarantees that the SelectMap port cannot be overrun so
334 * no busy check is needed. A configuration error is signalled by INIT
335 * going low during configuration, so there is no need for a separate error
336 * function.
337 */
wdenkbf9e3b32004-02-12 00:47:09 +0000338int fpga_clk_fn (int assert_clk, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000339{
340 return assert_clk;
341}
342
wdenkbf9e3b32004-02-12 00:47:09 +0000343int fpga_cs_fn (int assert_cs, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000344{
345 return assert_cs;
346}
347
wdenkbf9e3b32004-02-12 00:47:09 +0000348int fpga_wr_fn (int assert_write, int flush, int cookie)
wdenkc6097192002-11-03 00:24:07 +0000349{
350 return assert_write;
351}
352
wdenkbf9e3b32004-02-12 00:47:09 +0000353int fpga_err_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000354{
355 return 0;
356}
357
wdenkbf9e3b32004-02-12 00:47:09 +0000358int fpga_busy_fn (int cookie)
wdenkc6097192002-11-03 00:24:07 +0000359{
360 return 0;
361}
362#endif