blob: 05004829bf0c1ac62f525af07386317e0cce62d1 [file] [log] [blame]
wdenkf8cac652002-08-26 22:36:39 +00001/*
2 * (C) Copyright 2000, 2001, 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <mpc8xx.h>
26
27/* ------------------------------------------------------------------------- */
28
29static long int dram_size (long int, long int *, long int);
30
31/* ------------------------------------------------------------------------- */
32
33#define _NOT_USED_ 0xFFFFFFFF
34
35const uint sdram_table[] =
36{
37 /*
38 * Single Read. (Offset 0 in UPMA RAM)
39 */
40 0x1F0DFC04, 0xEEAFBC04, 0x11AF7C04, 0xEFBAFC00,
41 0x1FF5FC47, /* last */
42 /*
43 * SDRAM Initialization (offset 5 in UPMA RAM)
44 *
45 * This is no UPM entry point. The following definition uses
46 * the remaining space to establish an initialization
47 * sequence, which is executed by a RUN command.
48 *
49 */
50 0x1FF5FC34, 0xEFEABC34, 0x1FB57C35, /* last */
51 /*
52 * Burst Read. (Offset 8 in UPMA RAM)
53 */
54 0x1F0DFC04, 0xEEAFBC04, 0x10AF7C04, 0xF0AFFC00,
55 0xF0AFFC00, 0xF1AFFC00, 0xEFBAFC00, 0x1FF5FC47, /* last */
56 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
57 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
58 /*
59 * Single Write. (Offset 18 in UPMA RAM)
60 */
61 0x1F0DFC04, 0xEEABBC00, 0x01B27C04, 0x1FF5FC47, /* last */
62 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
63 /*
64 * Burst Write. (Offset 20 in UPMA RAM)
65 */
66 0x1F0DFC04, 0xEEABBC00, 0x10A77C00, 0xF0AFFC00,
67 0xF0AFFC00, 0xE1BAFC04, 0x1FF5FC47, /* last */
68 _NOT_USED_,
69 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
70 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
71 /*
72 * Refresh (Offset 30 in UPMA RAM)
73 */
74 0x1FFD7C84, 0xFFFFFC04, 0xFFFFFC04, 0xFFFFFC04,
75 0xFFFFFC84, 0xFFFFFC07, /* last */
76 _NOT_USED_, _NOT_USED_,
77 _NOT_USED_, _NOT_USED_, _NOT_USED_, _NOT_USED_,
78 /*
79 * Exception. (Offset 3c in UPMA RAM)
80 */
81 0x7FFFFC07, /* last */
82 _NOT_USED_, _NOT_USED_, _NOT_USED_,
83};
84
85/* ------------------------------------------------------------------------- */
86
87
88/*
89 * Check Board Identity:
90 *
91 * Test TQ ID string (TQM8xx...)
92 * If present, check for "L" type (no second DRAM bank),
93 * otherwise "L" type is assumed as default.
94 *
95 * Set board_type to 'L' for "L" type, 0 else.
96 */
97
98int checkboard (void)
99{
100 DECLARE_GLOBAL_DATA_PTR;
101
102 unsigned char *s = getenv ("serial#");
103
104 puts ("Board: ");
105
106 if (!s || strncmp (s, "TQM8", 4)) {
107 puts ("### No HW ID - assuming TQM8xxL\n");
108 return (0);
109 }
110
111 if ((*(s + 6) == 'L')) { /* a TQM8xxL type */
112 gd->board_type = 'L';
113 }
114
115 for (; *s; ++s) {
116 if (*s == ' ')
117 break;
118 putc (*s);
119 }
120 putc ('\n');
121
122 return (0);
123}
124
125/* ------------------------------------------------------------------------- */
126
127long int initdram (int board_type)
128{
129 volatile immap_t *immap = (immap_t *) CFG_IMMR;
130 volatile memctl8xx_t *memctl = &immap->im_memctl;
131 long int size8, size9;
132 long int size_b0 = 0;
133 long int size_b1 = 0;
134
135 upmconfig (UPMA, (uint *) sdram_table,
136 sizeof (sdram_table) / sizeof (uint));
137
138 /*
139 * Preliminary prescaler for refresh (depends on number of
140 * banks): This value is selected for four cycles every 62.4 us
141 * with two SDRAM banks or four cycles every 31.2 us with one
142 * bank. It will be adjusted after memory sizing.
143 */
144 memctl->memc_mptpr = CFG_MPTPR_2BK_8K;
145
146 /*
147 * The following value is used as an address (i.e. opcode) for
148 * the LOAD MODE REGISTER COMMAND during SDRAM initialisation. If
149 * the port size is 32bit the SDRAM does NOT "see" the lower two
150 * address lines, i.e. mar=0x00000088 -> opcode=0x00000022 for
151 * MICRON SDRAMs:
152 * -> 0 00 010 0 010
153 * | | | | +- Burst Length = 4
154 * | | | +----- Burst Type = Sequential
155 * | | +------- CAS Latency = 2
156 * | +----------- Operating Mode = Standard
157 * +-------------- Write Burst Mode = Programmed Burst Length
158 */
159 memctl->memc_mar = 0x00000088;
160
161 /*
162 * Map controller banks 2 and 3 to the SDRAM banks 2 and 3 at
163 * preliminary addresses - these have to be modified after the
164 * SDRAM size has been determined.
165 */
166 memctl->memc_or2 = CFG_OR2_PRELIM;
167 memctl->memc_br2 = CFG_BR2_PRELIM;
168
169#ifndef CONFIG_CAN_DRIVER
170 if (board_type != 'L') { /* "L" type boards have only one bank SDRAM */
171 memctl->memc_or3 = CFG_OR3_PRELIM;
172 memctl->memc_br3 = CFG_BR3_PRELIM;
173 }
174#endif /* CONFIG_CAN_DRIVER */
175
176 memctl->memc_mamr = CFG_MAMR_8COL & (~(MAMR_PTAE)); /* no refresh yet */
177
178 udelay (200);
179
180 /* perform SDRAM initializsation sequence */
181
182 memctl->memc_mcr = 0x80004105; /* SDRAM bank 0 */
183 udelay (1);
184 memctl->memc_mcr = 0x80004230; /* SDRAM bank 0 - execute twice */
185 udelay (1);
186
187#ifndef CONFIG_CAN_DRIVER
188 if (board_type != 'L') { /* "L" type boards have only one bank SDRAM */
189 memctl->memc_mcr = 0x80006105; /* SDRAM bank 1 */
190 udelay (1);
191 memctl->memc_mcr = 0x80006230; /* SDRAM bank 1 - execute twice */
192 udelay (1);
193 }
194#endif /* CONFIG_CAN_DRIVER */
195
196 memctl->memc_mamr |= MAMR_PTAE; /* enable refresh */
197
198 udelay (1000);
199
200 /*
201 * Check Bank 0 Memory Size for re-configuration
202 *
203 * try 8 column mode
204 */
205 size8 = dram_size (CFG_MAMR_8COL, (ulong *) SDRAM_BASE2_PRELIM,
206 SDRAM_MAX_SIZE);
207
208 udelay (1000);
209
210 /*
211 * try 9 column mode
212 */
213 size9 = dram_size (CFG_MAMR_9COL, (ulong *) SDRAM_BASE2_PRELIM,
214 SDRAM_MAX_SIZE);
215
216 if (size8 < size9) { /* leave configuration at 9 columns */
217 size_b0 = size9;
218/* debug ("SDRAM Bank 0 in 9 column mode: %ld MB\n", size >> 20); */
219 } else { /* back to 8 columns */
220 size_b0 = size8;
221 memctl->memc_mamr = CFG_MAMR_8COL;
222 udelay (500);
223/* debug ("SDRAM Bank 0 in 8 column mode: %ld MB\n", size >> 20); */
224 }
225
226#ifndef CONFIG_CAN_DRIVER
227 if (board_type != 'L') { /* "L" type boards have only one bank SDRAM */
228 /*
229 * Check Bank 1 Memory Size
230 * use current column settings
231 * [9 column SDRAM may also be used in 8 column mode,
232 * but then only half the real size will be used.]
233 */
234 size_b1 =
235 dram_size (memctl->memc_mamr, (ulong *) SDRAM_BASE3_PRELIM,
236 SDRAM_MAX_SIZE);
237/* debug ("SDRAM Bank 1: %ld MB\n", size8 >> 20); */
238 } else {
239 size_b1 = 0;
240 }
241#endif /* CONFIG_CAN_DRIVER */
242
243 udelay (1000);
244
245 /*
246 * Adjust refresh rate depending on SDRAM type, both banks
247 * For types > 128 MBit leave it at the current (fast) rate
248 */
249 if ((size_b0 < 0x02000000) && (size_b1 < 0x02000000)) {
250 /* reduce to 15.6 us (62.4 us / quad) */
251 memctl->memc_mptpr = CFG_MPTPR_2BK_4K;
252 udelay (1000);
253 }
254
255 /*
256 * Final mapping: map bigger bank first
257 */
258 if (size_b1 > size_b0) { /* SDRAM Bank 1 is bigger - map first */
259
260 memctl->memc_or3 = ((-size_b1) & 0xFFFF0000) | CFG_OR_TIMING_SDRAM;
261 memctl->memc_br3 =
262 (CFG_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V;
263
264 if (size_b0 > 0) {
265 /*
266 * Position Bank 0 immediately above Bank 1
267 */
268 memctl->memc_or2 =
269 ((-size_b0) & 0xFFFF0000) | CFG_OR_TIMING_SDRAM;
270 memctl->memc_br2 =
271 ((CFG_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V)
272 + size_b1;
273 } else {
274 unsigned long reg;
275
276 /*
277 * No bank 0
278 *
279 * invalidate bank
280 */
281 memctl->memc_br2 = 0;
282
283 /* adjust refresh rate depending on SDRAM type, one bank */
284 reg = memctl->memc_mptpr;
285 reg >>= 1; /* reduce to CFG_MPTPR_1BK_8K / _4K */
286 memctl->memc_mptpr = reg;
287 }
288
289 } else { /* SDRAM Bank 0 is bigger - map first */
290
291 memctl->memc_or2 = ((-size_b0) & 0xFFFF0000) | CFG_OR_TIMING_SDRAM;
292 memctl->memc_br2 =
293 (CFG_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V;
294
295 if (size_b1 > 0) {
296 /*
297 * Position Bank 1 immediately above Bank 0
298 */
299 memctl->memc_or3 =
300 ((-size_b1) & 0xFFFF0000) | CFG_OR_TIMING_SDRAM;
301 memctl->memc_br3 =
302 ((CFG_SDRAM_BASE & BR_BA_MSK) | BR_MS_UPMA | BR_V)
303 + size_b0;
304 } else {
305 unsigned long reg;
306
307#ifndef CONFIG_CAN_DRIVER
308 /*
309 * No bank 1
310 *
311 * invalidate bank
312 */
313 memctl->memc_br3 = 0;
314#endif /* CONFIG_CAN_DRIVER */
315
316 /* adjust refresh rate depending on SDRAM type, one bank */
317 reg = memctl->memc_mptpr;
318 reg >>= 1; /* reduce to CFG_MPTPR_1BK_8K / _4K */
319 memctl->memc_mptpr = reg;
320 }
321 }
322
323 udelay (10000);
324
325#ifdef CONFIG_CAN_DRIVER
326 /* Initialize OR3 / BR3 */
327 memctl->memc_or3 = CFG_OR3_CAN;
328 memctl->memc_br3 = CFG_BR3_CAN;
329
330 /* Initialize MBMR */
331 memctl->memc_mbmr = MAMR_GPL_B4DIS; /* GPL_B4 ouput line Disable */
332
333 /* Initialize UPMB for CAN: single read */
334 memctl->memc_mdr = 0xFFFFC004;
335 memctl->memc_mcr = 0x0100 | UPMB;
336
337 memctl->memc_mdr = 0x0FFFD004;
338 memctl->memc_mcr = 0x0101 | UPMB;
339
340 memctl->memc_mdr = 0x0FFFC000;
341 memctl->memc_mcr = 0x0102 | UPMB;
342
343 memctl->memc_mdr = 0x3FFFC004;
344 memctl->memc_mcr = 0x0103 | UPMB;
345
346 memctl->memc_mdr = 0xFFFFDC05;
347 memctl->memc_mcr = 0x0104 | UPMB;
348
349 /* Initialize UPMB for CAN: single write */
350 memctl->memc_mdr = 0xFFFCC004;
351 memctl->memc_mcr = 0x0118 | UPMB;
352
353 memctl->memc_mdr = 0xCFFCD004;
354 memctl->memc_mcr = 0x0119 | UPMB;
355
356 memctl->memc_mdr = 0x0FFCC000;
357 memctl->memc_mcr = 0x011A | UPMB;
358
359 memctl->memc_mdr = 0x7FFCC004;
360 memctl->memc_mcr = 0x011B | UPMB;
361
362 memctl->memc_mdr = 0xFFFDCC05;
363 memctl->memc_mcr = 0x011C | UPMB;
364#endif /* CONFIG_CAN_DRIVER */
365
366
367 return (size_b0 + size_b1);
368}
369
370/* ------------------------------------------------------------------------- */
371
372/*
373 * Check memory range for valid RAM. A simple memory test determines
374 * the actually available RAM size between addresses `base' and
375 * `base + maxsize'. Some (not all) hardware errors are detected:
376 * - short between address lines
377 * - short between data lines
378 */
379
380static long int dram_size (long int mamr_value, long int *base,
381 long int maxsize)
382{
383 volatile immap_t *immap = (immap_t *) CFG_IMMR;
384 volatile memctl8xx_t *memctl = &immap->im_memctl;
385 volatile long int *addr;
386 ulong cnt, val;
387 ulong save[32]; /* to make test non-destructive */
388 unsigned char i = 0;
389
390 memctl->memc_mamr = mamr_value;
391
392 for (cnt = maxsize / sizeof (long); cnt > 0; cnt >>= 1) {
393 addr = base + cnt; /* pointer arith! */
394
395 save[i++] = *addr;
396 *addr = ~cnt;
397 }
398
399 /* write 0 to base address */
400 addr = base;
401 save[i] = *addr;
402 *addr = 0;
403
404 /* check at base address */
405 if ((val = *addr) != 0) {
406 *addr = save[i];
407 return (0);
408 }
409
410 for (cnt = 1; cnt <= maxsize / sizeof (long); cnt <<= 1) {
411 addr = base + cnt; /* pointer arith! */
412
413 val = *addr;
414 *addr = save[--i];
415
416 if (val != (~cnt)) {
417 return (cnt * sizeof (long));
418 }
419 }
420 return (maxsize);
421}
422
423/* ------------------------------------------------------------------------- */