blob: b3683e2073655c573c228c6cb97989c8f389ea59 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Beniamino Galvani677b5352016-08-16 11:49:49 +02002/*
3 * (C) Copyright 2016 - Beniamino Galvani <b.galvani@gmail.com>
Beniamino Galvani677b5352016-08-16 11:49:49 +02004 */
5
6#ifndef __PINCTRL_MESON_H__
7#define __PINCTRL_MESON_H__
8
9#include <linux/types.h>
10
11struct meson_pmx_group {
12 const char *name;
13 const unsigned int *pins;
14 unsigned int num_pins;
Jerome Brunet7c9dcfe2018-10-05 09:35:26 +020015 const void *data;
Beniamino Galvani677b5352016-08-16 11:49:49 +020016};
17
18struct meson_pmx_func {
19 const char *name;
20 const char * const *groups;
21 unsigned int num_groups;
22};
23
24struct meson_pinctrl_data {
25 const char *name;
26 struct meson_pmx_group *groups;
27 struct meson_pmx_func *funcs;
Beniamino Galvani2009a8d2017-07-10 00:30:04 +020028 struct meson_bank *banks;
Beniamino Galvani677b5352016-08-16 11:49:49 +020029 unsigned int pin_base;
30 unsigned int num_pins;
31 unsigned int num_groups;
32 unsigned int num_funcs;
Beniamino Galvani2009a8d2017-07-10 00:30:04 +020033 unsigned int num_banks;
Jerome Brunet7c9dcfe2018-10-05 09:35:26 +020034 const struct driver *gpio_driver;
35 void *pmx_data;
Beniamino Galvani677b5352016-08-16 11:49:49 +020036};
37
38struct meson_pinctrl {
39 struct meson_pinctrl_data *data;
40 void __iomem *reg_mux;
Beniamino Galvani2009a8d2017-07-10 00:30:04 +020041 void __iomem *reg_gpio;
Jerome Brunetc4c726c2019-01-04 15:44:34 +010042 void __iomem *reg_pull;
43 void __iomem *reg_pullen;
Jerome Brunetf91121c2019-02-08 17:40:57 +010044 void __iomem *reg_ds;
Beniamino Galvani2009a8d2017-07-10 00:30:04 +020045};
46
47/**
48 * struct meson_reg_desc - a register descriptor
49 *
50 * @reg: register offset in the regmap
51 * @bit: bit index in register
52 *
53 * The structure describes the information needed to control pull,
54 * pull-enable, direction, etc. for a single pin
55 */
56struct meson_reg_desc {
57 unsigned int reg;
58 unsigned int bit;
59};
60
61/**
62 * enum meson_reg_type - type of registers encoded in @meson_reg_desc
63 */
64enum meson_reg_type {
65 REG_PULLEN,
66 REG_PULL,
67 REG_DIR,
68 REG_OUT,
69 REG_IN,
70 NUM_REG,
71};
72
73/**
74 * struct meson bank
75 *
76 * @name: bank name
77 * @first: first pin of the bank
78 * @last: last pin of the bank
79 * @regs: array of register descriptors
80 *
81 * A bank represents a set of pins controlled by a contiguous set of
82 * bits in the domain registers. The structure specifies which bits in
83 * the regmap control the different functionalities. Each member of
84 * the @regs array refers to the first pin of the bank.
85 */
86struct meson_bank {
87 const char *name;
88 unsigned int first;
89 unsigned int last;
90 struct meson_reg_desc regs[NUM_REG];
Beniamino Galvani677b5352016-08-16 11:49:49 +020091};
92
93#define PIN(x, b) (b + x)
94
Beniamino Galvani677b5352016-08-16 11:49:49 +020095#define FUNCTION(fn) \
96 { \
97 .name = #fn, \
98 .groups = fn ## _groups, \
99 .num_groups = ARRAY_SIZE(fn ## _groups), \
100 }
101
Beniamino Galvani2009a8d2017-07-10 00:30:04 +0200102#define BANK(n, f, l, per, peb, pr, pb, dr, db, or, ob, ir, ib) \
103 { \
104 .name = n, \
105 .first = f, \
106 .last = l, \
107 .regs = { \
108 [REG_PULLEN] = { per, peb }, \
109 [REG_PULL] = { pr, pb }, \
110 [REG_DIR] = { dr, db }, \
111 [REG_OUT] = { or, ob }, \
112 [REG_IN] = { ir, ib }, \
113 }, \
114 }
115
Beniamino Galvani677b5352016-08-16 11:49:49 +0200116#define MESON_PIN(x, b) PINCTRL_PIN(PIN(x, b), #x)
117
118extern const struct pinctrl_ops meson_pinctrl_ops;
119
Jerome Brunet7c9dcfe2018-10-05 09:35:26 +0200120int meson_pinctrl_get_groups_count(struct udevice *dev);
121const char *meson_pinctrl_get_group_name(struct udevice *dev,
122 unsigned int selector);
123int meson_pinmux_get_functions_count(struct udevice *dev);
124const char *meson_pinmux_get_function_name(struct udevice *dev,
125 unsigned int selector);
Beniamino Galvani677b5352016-08-16 11:49:49 +0200126int meson_pinctrl_probe(struct udevice *dev);
127
Jerome Brunet7c9dcfe2018-10-05 09:35:26 +0200128int meson_gpio_get(struct udevice *dev, unsigned int offset);
129int meson_gpio_set(struct udevice *dev, unsigned int offset, int value);
130int meson_gpio_get_direction(struct udevice *dev, unsigned int offset);
131int meson_gpio_direction_input(struct udevice *dev, unsigned int offset);
132int meson_gpio_direction_output(struct udevice *dev, unsigned int offset,
133 int value);
134int meson_gpio_probe(struct udevice *dev);
135
Jerome Brunetc4c726c2019-01-04 15:44:34 +0100136int meson_pinconf_set(struct udevice *dev, unsigned int pin,
137 unsigned int param, unsigned int arg);
138int meson_pinconf_group_set(struct udevice *dev,
139 unsigned int group_selector,
140 unsigned int param, unsigned int arg);
141
Beniamino Galvani677b5352016-08-16 11:49:49 +0200142#endif /* __PINCTRL_MESON_H__ */