blob: 3885bcdb1ef56c3313ea6e316622bb1fed2660a1 [file] [log] [blame]
wdenke2211742002-11-02 23:30:20 +00001/*
2 * (C) Copyright 2000, 2001, 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC823 1 /* This is a MPC823 CPU */
37#define CONFIG_RRVISION 1 /* ...on a RRvision board */
38
39#define CONFIG_8xx_GCLK_FREQ 64000000
40
41#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
42#undef CONFIG_8xx_CONS_SMC2
43#undef CONFIG_8xx_CONS_NONE
44#define CONFIG_BAUDRATE 115200 /* console baudrate = 115kbps */
45#if 0
46#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
47#else
48#define CONFIG_BOOTDELAY 3 /* autoboot after 5 seconds */
49#endif
50
51#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
52
53#define CONFIG_PREBOOT "setenv stdout serial"
54
55#undef CONFIG_BOOTARGS
56#define CONFIG_ETHADDR 00:50:C2:00:E0:70
57#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
58#define CONFIG_IPADDR 10.0.0.5
59#define CONFIG_SERVERIP 10.0.0.2
60#define CONFIG_NETMASK 255.0.0.0
61#define CONFIG_ROOTPATH /opt/eldk/ppc_8xx
62#define CONFIG_BOOTCOMMAND "run flash_self"
63
64#define CONFIG_EXTRA_ENV_SETTINGS \
65 "netdev=eth0\0" \
66 "ramargs=setenv bootargs root=/dev/ram rw\0" \
67 "nfsargs=setenv bootargs root=/dev/nfs rw " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010068 "nfsroot=${serverip}:${rootpath}\0" \
69 "addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}" \
70 ":${gatewayip}:${netmask}:${hostname}:${netdev}:off\0" \
71 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
wdenke2211742002-11-02 23:30:20 +000072 "load=tftp 100000 /tftpboot/u-boot.bin\0" \
73 "update=protect off 1:0-8;era 1:0-8;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010074 "cp.b 100000 40000000 ${filesize};" \
wdenke2211742002-11-02 23:30:20 +000075 "setenv filesize;saveenv\0" \
76 "kernel_addr=40040000\0" \
77 "ramdisk_addr=40100000\0" \
wdenk3bac3512003-03-12 10:41:04 +000078 "kernel_img=/tftpboot/uImage\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010079 "kernel_load=tftp 200000 ${kernel_img}\0" \
wdenke2211742002-11-02 23:30:20 +000080 "net_nfs=run kernel_load nfsargs addip addtty;bootm\0" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010081 "flash_nfs=run nfsargs addip addtty;bootm ${kernel_addr}\0" \
wdenke2211742002-11-02 23:30:20 +000082 "flash_self=run ramargs addip addtty;" \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010083 "bootm ${kernel_addr} ${ramdisk_addr}\0"
wdenke2211742002-11-02 23:30:20 +000084
85
86#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
87#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
88
89#undef CONFIG_WATCHDOG /* watchdog disabled */
90
91#undef CONFIG_STATUS_LED /* disturbs display */
92
93#undef CONFIG_CAN_DRIVER /* CAN Driver support disabled */
94
95#define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT | CONFIG_BOOTP_BOOTFILESIZE)
96
97#define CONFIG_MAC_PARTITION
98#define CONFIG_DOS_PARTITION
99
100#define CONFIG_RTC_MPC8xx /* use internal RTC of MPC8xx */
101
102
wdenk8564acf2003-07-14 22:13:32 +0000103#ifndef CONFIG_LCD
wdenke2211742002-11-02 23:30:20 +0000104#define CONFIG_VIDEO 1 /* To enable the video initialization */
105
106/* Video related */
107#define CONFIG_VIDEO_LOGO 1 /* Show the logo */
wdenk8564acf2003-07-14 22:13:32 +0000108#define CONFIG_VIDEO_ENCODER_AD7179 1 /* Enable this encoder */
109#define CONFIG_VIDEO_ENCODER_AD7179_ADDR 0x2A /* ALSB to ground */
wdenke2211742002-11-02 23:30:20 +0000110#endif
111
112/* enable I2C and select the hardware/software driver */
113#undef CONFIG_HARD_I2C /* I2C with hardware support */
114#define CONFIG_SOFT_I2C /* I2C bit-banged */
115
116# define CFG_I2C_SPEED 50000 /* 50 kHz is supposed to work */
117# define CFG_I2C_SLAVE 0xFE
118
119#ifdef CONFIG_SOFT_I2C
120/*
121 * Software (bit-bang) I2C driver configuration
122 */
123#define PB_SCL 0x00000020 /* PB 26 */
124#define PB_SDA 0x00000010 /* PB 27 */
125
126#define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
127#define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
128#define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
129#define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
130#define I2C_SDA(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
131 else immr->im_cpm.cp_pbdat &= ~PB_SDA
132#define I2C_SCL(bit) if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
133 else immr->im_cpm.cp_pbdat &= ~PB_SCL
134#define I2C_DELAY udelay(1) /* 1/4 I2C clock duration */
135#endif /* CONFIG_SOFT_I2C */
136
137
wdenke2211742002-11-02 23:30:20 +0000138#define CONFIG_COMMANDS ( ( CONFIG_CMD_DFL | \
139 CFG_CMD_DHCP | \
140 CFG_CMD_I2C | \
141 CFG_CMD_IDE | \
142 CFG_CMD_DATE ) & \
143 ~( CFG_CMD_PCMCIA | \
144 CFG_CMD_IDE ) )
145
146/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
147#include <cmd_confdefs.h>
148
149/*
150 * Miscellaneous configurable options
151 */
152#define CFG_LONGHELP /* undef to save memory */
153#define CFG_PROMPT "=> " /* Monitor Command Prompt */
154#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
155#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
156#else
157#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
158#endif
159#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
160#define CFG_MAXARGS 16 /* max number of command args */
161#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
162
163#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
164#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
165
166#define CFG_LOAD_ADDR 0x100000 /* default load address */
167
168#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
169
170#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
171
172/*
173 * Low Level Configuration Settings
174 * (address mappings, register initial values, etc.)
175 * You should know what you are doing if you make changes here.
176 */
177/*-----------------------------------------------------------------------
178 * Internal Memory Mapped Register
179 */
180#define CFG_IMMR 0xFFF00000
181
182/*-----------------------------------------------------------------------
183 * Definitions for initial stack pointer and data area (in DPRAM)
184 */
185#define CFG_INIT_RAM_ADDR CFG_IMMR
186#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
187#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
188#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
189#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
190
191/*-----------------------------------------------------------------------
192 * Start addresses for the final memory configuration
193 * (Set up by the startup code)
194 * Please note that CFG_SDRAM_BASE _must_ start at 0
195 */
196#define CFG_SDRAM_BASE 0x00000000
197#define CFG_FLASH_BASE 0x40000000
198#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
199#define CFG_MONITOR_BASE CFG_FLASH_BASE
200#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
201
202/*
203 * For booting Linux, the board info and command line data
204 * have to be in the first 8 MB of memory, since this is
205 * the maximum mapped by the Linux kernel during initialization.
206 */
207#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
208
209/*-----------------------------------------------------------------------
210 * FLASH organization
211 */
212#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
213#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
214
215/* timeout values are in ticks = ms */
216#define CFG_FLASH_ERASE_TOUT (120*CFG_HZ) /* Timeout for Flash Erase */
217#define CFG_FLASH_WRITE_TOUT (1 * CFG_HZ) /* Timeout for Flash Write */
218
219#define CFG_ENV_IS_IN_FLASH 1
220#define CFG_ENV_OFFSET 0x8000 /* Offset of Environment Sector */
221#define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
222
223/* Address and size of Redundant Environment Sector */
224#define CFG_ENV_OFFSET_REDUND (CFG_ENV_OFFSET+CFG_ENV_SIZE)
225#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
226
227/*-----------------------------------------------------------------------
228 * Cache Configuration
229 */
230#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
231#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
232#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
233#endif
234
235/*-----------------------------------------------------------------------
236 * SYPCR - System Protection Control 11-9
237 * SYPCR can only be written once after reset!
238 *-----------------------------------------------------------------------
239 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
240 */
241#if defined(CONFIG_WATCHDOG)
242#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
243 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
244#else
245#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
246#endif
247
248/*-----------------------------------------------------------------------
249 * SIUMCR - SIU Module Configuration 11-6
250 *-----------------------------------------------------------------------
251 * PCMCIA config., multi-function pin tri-state
252 */
253#ifndef CONFIG_CAN_DRIVER
254#define CFG_SIUMCR (SIUMCR_DBGC00 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
255#else /* we must activate GPL5 in the SIUMCR for CAN */
256#define CFG_SIUMCR (SIUMCR_DBGC11 | SIUMCR_DBPC00 | SIUMCR_MLRC01)
257#endif /* CONFIG_CAN_DRIVER */
258
259/*-----------------------------------------------------------------------
260 * TBSCR - Time Base Status and Control 11-26
261 *-----------------------------------------------------------------------
262 * Clear Reference Interrupt Status, Timebase freezing enabled
263 */
264#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
265
266/*-----------------------------------------------------------------------
267 * RTCSC - Real-Time Clock Status and Control Register 11-27
268 *-----------------------------------------------------------------------
269 */
270#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
271
272/*-----------------------------------------------------------------------
273 * PISCR - Periodic Interrupt Status and Control 11-31
274 *-----------------------------------------------------------------------
275 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
276 */
277#define CFG_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE)
278
279/*-----------------------------------------------------------------------
280 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
281 *-----------------------------------------------------------------------
282 * Reset PLL lock status sticky bit, timer expired status bit and timer
283 * interrupt status bit
284 */
285
286/* for 64 MHz, we use a 16 MHz clock * 4 */
287#define CFG_PLPRCR ( (4-1)<<PLPRCR_MF_SHIFT | PLPRCR_TEXPS | PLPRCR_TMIST )
288
289/*-----------------------------------------------------------------------
290 * SCCR - System Clock and reset Control Register 15-27
291 *-----------------------------------------------------------------------
292 * Set clock output, timebase and RTC source and divider,
293 * power management and some other internal clocks
294 */
295#define SCCR_MASK SCCR_EBDF11
296#define CFG_SCCR (/* SCCR_TBS | */ SCCR_RTSEL | SCCR_RTDIV | \
297 SCCR_COM00 | SCCR_DFSYNC00 | SCCR_DFBRG00 | \
298 SCCR_DFNL000 | SCCR_DFNH000 | SCCR_DFLCD000 | \
299 SCCR_DFALCD00)
300
301/*-----------------------------------------------------------------------
302 * PCMCIA stuff
303 *-----------------------------------------------------------------------
304 *
305 */
306#define CFG_PCMCIA_MEM_ADDR (0xE0000000)
307#define CFG_PCMCIA_MEM_SIZE ( 64 << 20 )
308#define CFG_PCMCIA_DMA_ADDR (0xE4000000)
309#define CFG_PCMCIA_DMA_SIZE ( 64 << 20 )
310#define CFG_PCMCIA_ATTRB_ADDR (0xE8000000)
311#define CFG_PCMCIA_ATTRB_SIZE ( 64 << 20 )
312#define CFG_PCMCIA_IO_ADDR (0xEC000000)
313#define CFG_PCMCIA_IO_SIZE ( 64 << 20 )
314
315/*-----------------------------------------------------------------------
316 * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter)
317 *-----------------------------------------------------------------------
318 */
319
320#define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */
321
322#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
323#undef CONFIG_IDE_LED /* LED for ide not supported */
324#undef CONFIG_IDE_RESET /* reset for ide not supported */
325
326#define CFG_IDE_MAXBUS 1 /* max. 1 IDE bus */
327#define CFG_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */
328
329#define CFG_ATA_IDE0_OFFSET 0x0000
330
331#define CFG_ATA_BASE_ADDR CFG_PCMCIA_MEM_ADDR
332
333/* Offset for data I/O */
334#define CFG_ATA_DATA_OFFSET (CFG_PCMCIA_MEM_SIZE + 0x320)
335
336/* Offset for normal register accesses */
337#define CFG_ATA_REG_OFFSET (2 * CFG_PCMCIA_MEM_SIZE + 0x320)
338
339/* Offset for alternate registers */
340#define CFG_ATA_ALT_OFFSET 0x0100
341
342/*-----------------------------------------------------------------------
343 *
344 *-----------------------------------------------------------------------
345 *
346 */
wdenk8564acf2003-07-14 22:13:32 +0000347/*#define CFG_DER 0x2002000F*/
wdenke2211742002-11-02 23:30:20 +0000348#define CFG_DER 0
349
350/*
351 * Init Memory Controller:
352 *
353 * BR0/1 (FLASH)
354 */
355
356#define FLASH_BASE0_PRELIM 0x40000000 /* FLASH bank #0 */
357
358/* used to re-map FLASH both when starting from SRAM or FLASH:
359 * restrict access enough to keep SRAM working (if any)
360 * but not too much to meddle with FLASH accesses
361 */
362#define CFG_REMAP_OR_AM 0x80000000 /* OR addr mask */
363#define CFG_PRELIM_OR_AM 0xE0000000 /* OR addr mask */
364
365/*
366 * FLASH timing:
367 */
368/* 66 MHz CPU - 66 MHz bus: ACS = 00, TRLX = 1, CSNT = 1, SCY = 3, EHTR = 1 */
369#define CFG_OR_TIMING_FLASH (OR_ACS_DIV1 | OR_TRLX | OR_CSNT_SAM | \
370 OR_SCY_3_CLK | OR_EHTR | OR_BI)
371
372#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
373#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
374#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_V )
375
376/*
377 * BR2/3 and OR2/3 (SDRAM)
378 *
379 */
380#define SDRAM_BASE2_PRELIM 0x00000000 /* SDRAM bank #0 */
381#define SDRAM_BASE3_PRELIM 0x20000000 /* SDRAM bank #1 */
382#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB per bank */
383
384/* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */
385#define CFG_OR_TIMING_SDRAM 0x00000A00
386
387#define CFG_OR2_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_SDRAM )
388#define CFG_BR2_PRELIM ((SDRAM_BASE2_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
389
390#ifndef CONFIG_CAN_DRIVER
391#define CFG_OR3_PRELIM CFG_OR2_PRELIM
392#define CFG_BR3_PRELIM ((SDRAM_BASE3_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
393#else /* CAN uses CS3#, so we can have only one SDRAM bank anyway */
394#define CFG_CAN_BASE 0xC0000000 /* CAN mapped at 0xC0000000 */
395#define CFG_CAN_OR_AM 0xFFFF8000 /* 32 kB address mask */
396#define CFG_OR3_CAN (CFG_CAN_OR_AM | OR_G5LA | OR_BI)
397#define CFG_BR3_CAN ((CFG_CAN_BASE & BR_BA_MSK) | \
398 BR_PS_8 | BR_MS_UPMB | BR_V )
399#endif /* CONFIG_CAN_DRIVER */
400
401/*
402 * Memory Periodic Timer Prescaler
403 *
404 * The Divider for PTA (refresh timer) configuration is based on an
405 * example SDRAM configuration (64 MBit, one bank). The adjustment to
406 * the number of chip selects (NCS) and the actually needed refresh
407 * rate is done by setting MPTPR.
408 *
409 * PTA is calculated from
410 * PTA = (gclk * Trefresh) / ((2 ^ (2 * DFBRG)) * PTP * NCS)
411 *
412 * gclk CPU clock (not bus clock!)
413 * Trefresh Refresh cycle * 4 (four word bursts used)
414 *
415 * 4096 Rows from SDRAM example configuration
416 * 1000 factor s -> ms
417 * 32 PTP (pre-divider from MPTPR) from SDRAM example configuration
418 * 4 Number of refresh cycles per period
419 * 64 Refresh cycle in ms per number of rows
420 * --------------------------------------------
421 * Divider = 4096 * 32 * 1000 / (4 * 64) = 512000
422 *
423 * 50 MHz => 50.000.000 / Divider = 98
424 * 66 Mhz => 66.000.000 / Divider = 129
425 * 80 Mhz => 80.000.000 / Divider = 156
426 */
427#define CFG_MAMR_PTA 129
428
429/*
430 * For 16 MBit, refresh rates could be 31.3 us
431 * (= 64 ms / 2K = 125 / quad bursts).
432 * For a simpler initialization, 15.6 us is used instead.
433 *
434 * #define CFG_MPTPR_2BK_2K MPTPR_PTP_DIV32 for 2 banks
435 * #define CFG_MPTPR_1BK_2K MPTPR_PTP_DIV64 for 1 bank
436 */
437#define CFG_MPTPR_2BK_4K MPTPR_PTP_DIV16 /* setting for 2 banks */
438#define CFG_MPTPR_1BK_4K MPTPR_PTP_DIV32 /* setting for 1 bank */
439
440/* refresh rate 7.8 us (= 64 ms / 8K = 31.2 / quad bursts) for 256 MBit */
441#define CFG_MPTPR_2BK_8K MPTPR_PTP_DIV8 /* setting for 2 banks */
442#define CFG_MPTPR_1BK_8K MPTPR_PTP_DIV16 /* setting for 1 bank */
443
444/*
445 * MAMR settings for SDRAM
446 */
447
448/* 8 column SDRAM */
449#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
450 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
451 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
452/* 9 column SDRAM */
453#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
454 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
455 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
456
457
458/*
459 * Internal Definitions
460 *
461 * Boot Flags
462 */
463#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
464#define BOOTFLAG_WARM 0x02 /* Software reboot */
465
466#endif /* __CONFIG_H */