blob: 1ee0c48fa198848edbbb8e141ddd26e7434956f9 [file] [log] [blame]
stroese13fdf8a2003-09-12 08:55:18 +00001/*
2 * (C) Copyright 2001-2003
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000037#define CONFIG_4xx 1 /* ...member of PPC4xx family */
38#define CONFIG_PLU405 1 /* ...on a PLU405 board */
stroese13fdf8a2003-09-12 08:55:18 +000039
Wolfgang Denk2ae18242010-10-06 09:05:45 +020040#define CONFIG_SYS_TEXT_BASE 0xFFF80000
41
wdenkc837dcb2004-01-20 23:12:12 +000042#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
43#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
stroese13fdf8a2003-09-12 08:55:18 +000044
stroesea20b27a2004-12-16 18:05:42 +000045#define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */
stroese13fdf8a2003-09-12 08:55:18 +000046
47#define CONFIG_BAUDRATE 9600
stroese13fdf8a2003-09-12 08:55:18 +000048
49#undef CONFIG_BOOTARGS
stroesea20b27a2004-12-16 18:05:42 +000050#undef CONFIG_BOOTCOMMAND
stroese13fdf8a2003-09-12 08:55:18 +000051
stroesea20b27a2004-12-16 18:05:42 +000052#define CONFIG_PREBOOT /* enable preboot variable */
53
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020054#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
stroese13fdf8a2003-09-12 08:55:18 +000055
Matthias Fuchsf9fc6a52007-03-07 15:32:01 +010056#undef CONFIG_HAS_ETH1
stroesea20b27a2004-12-16 18:05:42 +000057
Ben Warren96e21f82008-10-27 23:50:15 -070058#define CONFIG_PPC4xx_EMAC
stroese13fdf8a2003-09-12 08:55:18 +000059#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +000060#define CONFIG_PHY_ADDR 0 /* PHY address */
stroesea20b27a2004-12-16 18:05:42 +000061#define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +020062#define CONFIG_RESET_PHY_R 1 /* use reset_phy() */
stroesea20b27a2004-12-16 18:05:42 +000063
64#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/
stroese13fdf8a2003-09-12 08:55:18 +000065
Jon Loeligeracf02692007-07-08 14:49:44 -050066
67/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -050068 * BOOTP options
69 */
70#define CONFIG_BOOTP_BOOTFILESIZE
71#define CONFIG_BOOTP_BOOTPATH
72#define CONFIG_BOOTP_GATEWAY
73#define CONFIG_BOOTP_HOSTNAME
74
75
76/*
Jon Loeligeracf02692007-07-08 14:49:44 -050077 * Command line configuration.
78 */
79#include <config_cmd_default.h>
80
81#define CONFIG_CMD_DHCP
82#define CONFIG_CMD_PCI
83#define CONFIG_CMD_IRQ
84#define CONFIG_CMD_IDE
85#define CONFIG_CMD_FAT
86#define CONFIG_CMD_ELF
87#define CONFIG_CMD_NAND
88#define CONFIG_CMD_DATE
89#define CONFIG_CMD_I2C
90#define CONFIG_CMD_MII
91#define CONFIG_CMD_PING
92#define CONFIG_CMD_EEPROM
Matthias Fuchs17e65c22008-09-02 11:35:56 +020093#define CONFIG_CMD_USB
Jon Loeligeracf02692007-07-08 14:49:44 -050094
Matthias Fuchs3bc10542008-09-02 11:34:36 +020095#define CONFIG_OF_LIBFDT
96#define CONFIG_OF_BOARD_SETUP
stroese13fdf8a2003-09-12 08:55:18 +000097
98#define CONFIG_MAC_PARTITION
99#define CONFIG_DOS_PARTITION
100
stroesea20b27a2004-12-16 18:05:42 +0000101#define CONFIG_SUPPORT_VFAT
102
wdenkc837dcb2004-01-20 23:12:12 +0000103#undef CONFIG_WATCHDOG /* watchdog disabled */
stroese13fdf8a2003-09-12 08:55:18 +0000104
wdenkc837dcb2004-01-20 23:12:12 +0000105#define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200106#define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000107
wdenkc837dcb2004-01-20 23:12:12 +0000108#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
stroese13fdf8a2003-09-12 08:55:18 +0000109
110/*
111 * Miscellaneous configurable options
112 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200113#define CONFIG_SYS_LONGHELP /* undef to save memory */
114#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
stroese13fdf8a2003-09-12 08:55:18 +0000115
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200116#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
stroese13fdf8a2003-09-12 08:55:18 +0000117
Jon Loeligeracf02692007-07-08 14:49:44 -0500118#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200119#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000120#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200121#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000122#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200123#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
124#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
125#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
stroese13fdf8a2003-09-12 08:55:18 +0000126
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200127#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
stroese13fdf8a2003-09-12 08:55:18 +0000128
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200129#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
stroese13fdf8a2003-09-12 08:55:18 +0000130
stroesea20b27a2004-12-16 18:05:42 +0000131#define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
132
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200133#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
134#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
stroese13fdf8a2003-09-12 08:55:18 +0000135
Stefan Roese550650d2010-09-20 16:05:31 +0200136#define CONFIG_CONS_INDEX 1 /* Use UART0 */
137#define CONFIG_SYS_NS16550
138#define CONFIG_SYS_NS16550_SERIAL
139#define CONFIG_SYS_NS16550_REG_SIZE 1
140#define CONFIG_SYS_NS16550_CLK get_serial_clock()
141
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200142#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200143#define CONFIG_SYS_BASE_BAUD 691200
stroese13fdf8a2003-09-12 08:55:18 +0000144
145/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200146#define CONFIG_SYS_BAUDRATE_TABLE \
stroese13fdf8a2003-09-12 08:55:18 +0000147 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
148 57600, 115200, 230400, 460800, 921600 }
149
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200150#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
151#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
stroese13fdf8a2003-09-12 08:55:18 +0000152
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200153#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
stroese13fdf8a2003-09-12 08:55:18 +0000154
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200155#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
stroese13fdf8a2003-09-12 08:55:18 +0000156#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
stroesea20b27a2004-12-16 18:05:42 +0000157#define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
158
159/* Only interrupt boot if space is pressed */
160/* If a long serial cable is connected but */
161/* other end is dead, garbage will be read */
Stefan Roesef2302d42008-08-06 14:05:38 +0200162#define CONFIG_AUTOBOOT_KEYED 1
163#define CONFIG_AUTOBOOT_PROMPT \
164 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
stroesea20b27a2004-12-16 18:05:42 +0000165#undef CONFIG_AUTOBOOT_DELAY_STR
166#define CONFIG_AUTOBOOT_STOP_STR " "
stroese13fdf8a2003-09-12 08:55:18 +0000167
wdenkc837dcb2004-01-20 23:12:12 +0000168#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
stroese13fdf8a2003-09-12 08:55:18 +0000169
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */
stroese13fdf8a2003-09-12 08:55:18 +0000171
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200172/*
stroese13fdf8a2003-09-12 08:55:18 +0000173 * NAND-FLASH stuff
stroese13fdf8a2003-09-12 08:55:18 +0000174 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200175#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200176#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200177#define NAND_BIG_DELAY_US 25
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100178
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */
180#define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
181#define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
182#define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
stroese13fdf8a2003-09-12 08:55:18 +0000183
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200184#define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */
185#define CONFIG_SYS_NAND_QUIET 1
stroesea20b27a2004-12-16 18:05:42 +0000186
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200187/*
stroese13fdf8a2003-09-12 08:55:18 +0000188 * PCI stuff
stroese13fdf8a2003-09-12 08:55:18 +0000189 */
stroesea20b27a2004-12-16 18:05:42 +0000190#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
191#define PCI_HOST_FORCE 1 /* configure as pci host */
192#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
stroese13fdf8a2003-09-12 08:55:18 +0000193
stroesea20b27a2004-12-16 18:05:42 +0000194#define CONFIG_PCI /* include pci support */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200195#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
stroesea20b27a2004-12-16 18:05:42 +0000196#define CONFIG_PCI_PNP /* do pci plug-and-play */
197 /* resource configuration */
stroese13fdf8a2003-09-12 08:55:18 +0000198
stroesea20b27a2004-12-16 18:05:42 +0000199#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
stroese13fdf8a2003-09-12 08:55:18 +0000200
stroesea20b27a2004-12-16 18:05:42 +0000201#define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/
202
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200203#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */
204#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */
205#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
206#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
207#define CONFIG_SYS_PCI_PTM1MS 0xf8000001 /* 128MB, enable hard-wired to 1 */
208#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
209#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
210#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
211#define CONFIG_SYS_PCI_PTM2PCI 0x08000000 /* Host: use this pci address */
stroese13fdf8a2003-09-12 08:55:18 +0000212
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200213/*
stroese13fdf8a2003-09-12 08:55:18 +0000214 * IDE/ATA stuff
stroese13fdf8a2003-09-12 08:55:18 +0000215 */
wdenkc837dcb2004-01-20 23:12:12 +0000216#undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */
217#undef CONFIG_IDE_LED /* no led for ide supported */
stroese13fdf8a2003-09-12 08:55:18 +0000218#define CONFIG_IDE_RESET 1 /* reset for ide supported */
219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200221/* max. 1 drives per IDE bus */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200222#define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1)
stroese13fdf8a2003-09-12 08:55:18 +0000223
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000
225#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
stroese13fdf8a2003-09-12 08:55:18 +0000226
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200227#define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */
228#define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */
229#define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */
stroese13fdf8a2003-09-12 08:55:18 +0000230
231/*
232 * For booting Linux, the board info and command line data
233 * have to be in the first 8 MB of memory, since this is
234 * the maximum mapped by the Linux kernel during initialization.
235 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200236#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200237
238/*
stroese13fdf8a2003-09-12 08:55:18 +0000239 * FLASH organization
240 */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200241#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
stroese13fdf8a2003-09-12 08:55:18 +0000242
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
244#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
stroese13fdf8a2003-09-12 08:55:18 +0000245
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200246#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
247#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
stroese13fdf8a2003-09-12 08:55:18 +0000248
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200249#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
250#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st addr for flash config cycles */
251#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd addr for flash config cycles */
stroese13fdf8a2003-09-12 08:55:18 +0000252/*
253 * The following defines are added for buggy IOP480 byte interface.
254 * All other boards should use the standard values (CPCI405 etc.)
255 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
257#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
258#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
stroese13fdf8a2003-09-12 08:55:18 +0000259
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200260#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */
stroese13fdf8a2003-09-12 08:55:18 +0000261
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200262/*
stroese13fdf8a2003-09-12 08:55:18 +0000263 * Start addresses for the final memory configuration
264 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200265 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
stroese13fdf8a2003-09-12 08:55:18 +0000266 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200267#define CONFIG_SYS_SDRAM_BASE 0x00000000
Matthias Fuchs985edac2009-10-27 12:19:11 +0100268#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200269#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
270#define CONFIG_SYS_MONITOR_LEN (~(CONFIG_SYS_TEXT_BASE) + 1)
Matthias Fuchs985edac2009-10-27 12:19:11 +0100271#define CONFIG_SYS_MALLOC_LEN (1024 << 10)
stroese13fdf8a2003-09-12 08:55:18 +0000272
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200273/*
stroese13fdf8a2003-09-12 08:55:18 +0000274 * Environment Variable setup
275 */
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200276#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200277#define CONFIG_ENV_OFFSET 0x100 /* reseve 0x100 bytes for strapping */
278#define CONFIG_ENV_SIZE 0x700
stroese13fdf8a2003-09-12 08:55:18 +0000279
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200280/*
281 * I2C EEPROM (24WC16) for environment
stroese13fdf8a2003-09-12 08:55:18 +0000282 */
283#define CONFIG_HARD_I2C /* I2c with hardware support */
Stefan Roesed0b0dca2010-04-01 14:37:24 +0200284#define CONFIG_PPC4XX_I2C /* use PPC4xx driver */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200285#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
286#define CONFIG_SYS_I2C_SLAVE 0x7F
stroese13fdf8a2003-09-12 08:55:18 +0000287
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200288#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM 24WC16 */
289#define CONFIG_SYS_EEPROM_WREN 1
Matthias Fuchsbd84ee42007-07-09 10:10:06 +0200290
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200291/* 24WC16 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200293/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200294#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07
295#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The 24WC16 has */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200296 /* 16 byte page write mode using */
297 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200298#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
stroese13fdf8a2003-09-12 08:55:18 +0000299
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200300/*
stroese13fdf8a2003-09-12 08:55:18 +0000301 * External Bus Controller (EBC) Setup
302 */
Matthias Fuchsbe0db3e2009-10-26 09:58:45 +0100303#define CAN0_BA 0xF0000000 /* CAN0 Base Address */
304#define CAN1_BA 0xF0000100 /* CAN1 Base Address */
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200305#define DUART0_BA 0xF0000400 /* DUART Base Address */
306#define DUART1_BA 0xF0000408 /* DUART Base Address */
307#define RTC_BA 0xF0000500 /* RTC Base Address */
308#define VGA_BA 0xF1000000 /* Epson VGA Base Address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200309#define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000310
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200311/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
312/* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200313#define CONFIG_SYS_EBC_PB0AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200314/* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200315#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000
stroese13fdf8a2003-09-12 08:55:18 +0000316
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200317/* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200318#define CONFIG_SYS_EBC_PB1AP 0x92015480
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200319/* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200320#define CONFIG_SYS_EBC_PB1CR 0xF4018000
stroese13fdf8a2003-09-12 08:55:18 +0000321
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200322/* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */
323/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200324#define CONFIG_SYS_EBC_PB2AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200325/* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200326#define CONFIG_SYS_EBC_PB2CR 0xF0018000
stroese13fdf8a2003-09-12 08:55:18 +0000327
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200328/* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */
329/* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200330#define CONFIG_SYS_EBC_PB3AP 0x010053C0
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200331/* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200332#define CONFIG_SYS_EBC_PB3CR 0xF011A000
stroese13fdf8a2003-09-12 08:55:18 +0000333
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200334/*
stroese13fdf8a2003-09-12 08:55:18 +0000335 * FPGA stuff
336 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200337#define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */
stroese13fdf8a2003-09-12 08:55:18 +0000338
339/* FPGA internal regs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200340#define CONFIG_SYS_FPGA_CTRL 0x000
stroese13fdf8a2003-09-12 08:55:18 +0000341
342/* FPGA Control Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200343#define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001
344#define CONFIG_SYS_FPGA_CTRL_WDI 0x0002
345#define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020
stroese13fdf8a2003-09-12 08:55:18 +0000346
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200347#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
348#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
stroese13fdf8a2003-09-12 08:55:18 +0000349
350/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200351#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
352#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
353#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
354#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
355#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
stroese13fdf8a2003-09-12 08:55:18 +0000356
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200357/*
stroese13fdf8a2003-09-12 08:55:18 +0000358 * Definitions for initial stack pointer and data area (in data cache)
359 */
360/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200361#define CONFIG_SYS_TEMP_STACK_OCM 1
stroese13fdf8a2003-09-12 08:55:18 +0000362
363/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200364#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
365#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
366#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
Wolfgang Denk553f0982010-10-26 13:32:32 +0200367#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */
stroese13fdf8a2003-09-12 08:55:18 +0000368
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200369#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200370#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
stroese13fdf8a2003-09-12 08:55:18 +0000371
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200372/*
stroese13fdf8a2003-09-12 08:55:18 +0000373 * Definitions for GPIO setup (PPC405EP specific)
374 *
wdenkc837dcb2004-01-20 23:12:12 +0000375 * GPIO0[0] - External Bus Controller BLAST output
376 * GPIO0[1-9] - Instruction trace outputs -> GPIO
stroese13fdf8a2003-09-12 08:55:18 +0000377 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
378 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
379 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
380 * GPIO0[24-27] - UART0 control signal inputs/outputs
381 * GPIO0[28-29] - UART1 data signal input/output
382 * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs
383 */
Stefan Roeseafabb492010-09-12 06:21:37 +0200384#define CONFIG_SYS_GPIO0_OSRL 0x00000550
385#define CONFIG_SYS_GPIO0_OSRH 0x00000110
386#define CONFIG_SYS_GPIO0_ISR1L 0x00000000
387#define CONFIG_SYS_GPIO0_ISR1H 0x15555445
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200388#define CONFIG_SYS_GPIO0_TSRL 0x00000000
Stefan Roeseafabb492010-09-12 06:21:37 +0200389#define CONFIG_SYS_GPIO0_TSRH 0x00000000
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_GPIO0_TCR 0x77FE0014
stroese13fdf8a2003-09-12 08:55:18 +0000391
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200392#define CONFIG_SYS_DUART_RST (0x80000000 >> 14)
393#define CONFIG_SYS_EEPROM_WP (0x80000000 >> 0)
stroese13fdf8a2003-09-12 08:55:18 +0000394
395/*
Matthias Fuchs9ec367a2008-09-02 11:36:14 +0200396 * Default speed selection (cpu_plb_opb_ebc) in MHz.
stroese13fdf8a2003-09-12 08:55:18 +0000397 * This value will be set if iic boot eprom is disabled.
398 */
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200399#if 1
wdenkc837dcb2004-01-20 23:12:12 +0000400#define PLLMR0_DEFAULT PLLMR0_266_133_66_33
401#define PLLMR1_DEFAULT PLLMR1_266_133_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000402#endif
403#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000404#define PLLMR0_DEFAULT PLLMR0_200_100_50_33
405#define PLLMR1_DEFAULT PLLMR1_200_100_50_33
stroese13fdf8a2003-09-12 08:55:18 +0000406#endif
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200407#if 0
wdenkc837dcb2004-01-20 23:12:12 +0000408#define PLLMR0_DEFAULT PLLMR0_133_66_66_33
409#define PLLMR1_DEFAULT PLLMR1_133_66_66_33
stroese13fdf8a2003-09-12 08:55:18 +0000410#endif
411
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200412/*
413 * PCI OHCI controller
414 */
415#define CONFIG_USB_OHCI_NEW 1
416#define CONFIG_PCI_OHCI 1
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200417#define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1
418#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
419#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci"
Matthias Fuchs17e65c22008-09-02 11:35:56 +0200420#define CONFIG_USB_STORAGE 1
421
Matthias Fuchs985edac2009-10-27 12:19:11 +0100422/*
423 * UBI
424 */
425#define CONFIG_CMD_UBI
426#define CONFIG_RBTREE
427#define CONFIG_MTD_DEVICE
428#define CONFIG_MTD_PARTITIONS
429#define CONFIG_CMD_MTDPARTS
430#define CONFIG_LZO
431
stroese13fdf8a2003-09-12 08:55:18 +0000432#endif /* __CONFIG_H */