blob: 235ae066dddd7dfbbc23e2b1fca926477f85f45c [file] [log] [blame]
Tom Rini4549e782018-05-06 18:27:01 -04001/* SPDX-License-Identifier: GPL-2.0 OR IBM-pibs */
Wolfgang Denk46263f22013-07-28 22:12:45 +02002/*
Wolfgang Denk46263f22013-07-28 22:12:45 +02003 * Additions (C) Copyright 2009 Industrie Dial Face S.p.A.
4 */
wdenk214ec6b2001-10-08 19:18:17 +00005/*----------------------------------------------------------------------------+
6|
wdenk65bd0e22003-09-18 10:45:21 +00007| File Name: miiphy.h
wdenk214ec6b2001-10-08 19:18:17 +00008|
wdenk65bd0e22003-09-18 10:45:21 +00009| Function: Include file defining PHY registers.
wdenk214ec6b2001-10-08 19:18:17 +000010|
wdenk65bd0e22003-09-18 10:45:21 +000011| Author: Mark Wisner
wdenk214ec6b2001-10-08 19:18:17 +000012|
wdenk214ec6b2001-10-08 19:18:17 +000013+----------------------------------------------------------------------------*/
14#ifndef _miiphy_h_
15#define _miiphy_h_
16
Andy Fleming5f184712011-04-08 02:10:27 -050017#include <common.h>
Mike Frysinger8ef583a2010-12-23 15:40:12 -050018#include <linux/mii.h>
Andy Fleming5f184712011-04-08 02:10:27 -050019#include <linux/list.h>
Marian Balakowicz63ff0042005-10-28 22:30:33 +020020#include <net.h>
Andy Fleming5f184712011-04-08 02:10:27 -050021#include <phy.h>
22
Wolfgang Denkf915c932011-12-07 08:35:14 +010023int miiphy_read(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson298035d2007-10-31 11:21:29 -050024 unsigned short *value);
Wolfgang Denkf915c932011-12-07 08:35:14 +010025int miiphy_write(const char *devname, unsigned char addr, unsigned char reg,
Larry Johnson298035d2007-10-31 11:21:29 -050026 unsigned short value);
Andy Fleming16a53232011-04-07 14:38:35 -050027int miiphy_info(const char *devname, unsigned char addr, unsigned int *oui,
Larry Johnson298035d2007-10-31 11:21:29 -050028 unsigned char *model, unsigned char *rev);
Andy Fleming16a53232011-04-07 14:38:35 -050029int miiphy_reset(const char *devname, unsigned char addr);
30int miiphy_speed(const char *devname, unsigned char addr);
31int miiphy_duplex(const char *devname, unsigned char addr);
32int miiphy_is_1000base_x(const char *devname, unsigned char addr);
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020033#ifdef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
Andy Fleming16a53232011-04-07 14:38:35 -050034int miiphy_link(const char *devname, unsigned char addr);
wdenkfc3e2162003-10-08 22:33:00 +000035#endif
wdenk214ec6b2001-10-08 19:18:17 +000036
Andy Fleming16a53232011-04-07 14:38:35 -050037void miiphy_init(void);
Marian Balakowiczd9785c12005-11-30 18:06:04 +010038
Andy Fleming16a53232011-04-07 14:38:35 -050039int miiphy_set_current_dev(const char *devname);
40const char *miiphy_get_current_dev(void);
Andy Fleming5f184712011-04-08 02:10:27 -050041struct mii_dev *mdio_get_current_dev(void);
Pankaj Bansal9215bb12018-09-18 15:46:48 +053042struct list_head *mdio_get_list_head(void);
Andy Fleming5f184712011-04-08 02:10:27 -050043struct mii_dev *miiphy_get_dev_by_name(const char *devname);
44struct phy_device *mdio_phydev_for_ethname(const char *devname);
Marian Balakowicz63ff0042005-10-28 22:30:33 +020045
Andy Fleming16a53232011-04-07 14:38:35 -050046void miiphy_listdev(void);
Marian Balakowicz63ff0042005-10-28 22:30:33 +020047
Andy Fleming5f184712011-04-08 02:10:27 -050048struct mii_dev *mdio_alloc(void);
Bin Mengcb6baca2015-10-07 21:32:37 -070049void mdio_free(struct mii_dev *bus);
Andy Fleming5f184712011-04-08 02:10:27 -050050int mdio_register(struct mii_dev *bus);
Michal Simek79e2a6a2016-12-08 10:06:26 +010051
52/**
53 * mdio_register_seq - Register mdio bus with sequence number
54 * @bus: mii device structure
55 * @seq: sequence number
56 *
57 * Return: 0 if success, negative value if error
58 */
59int mdio_register_seq(struct mii_dev *bus, int seq);
Bin Mengcb6baca2015-10-07 21:32:37 -070060int mdio_unregister(struct mii_dev *bus);
Andy Fleming5f184712011-04-08 02:10:27 -050061void mdio_list_devices(void);
62
Luigi 'Comio' Mantellini4ba31ab2009-10-10 12:42:20 +020063#ifdef CONFIG_BITBANGMII
Marian Balakowicz63ff0042005-10-28 22:30:33 +020064
Luigi 'Comio' Mantellini4ba31ab2009-10-10 12:42:20 +020065#define BB_MII_DEVNAME "bb_miiphy"
66
67struct bb_miiphy_bus {
Mike Frysingerf6add132011-11-10 14:11:04 +000068 char name[16];
Luigi 'Comio' Mantellini4ba31ab2009-10-10 12:42:20 +020069 int (*init)(struct bb_miiphy_bus *bus);
70 int (*mdio_active)(struct bb_miiphy_bus *bus);
71 int (*mdio_tristate)(struct bb_miiphy_bus *bus);
72 int (*set_mdio)(struct bb_miiphy_bus *bus, int v);
73 int (*get_mdio)(struct bb_miiphy_bus *bus, int *v);
74 int (*set_mdc)(struct bb_miiphy_bus *bus, int v);
75 int (*delay)(struct bb_miiphy_bus *bus);
76#ifdef CONFIG_BITBANGMII_MULTI
77 void *priv;
78#endif
79};
80
81extern struct bb_miiphy_bus bb_miiphy_buses[];
82extern int bb_miiphy_buses_num;
83
Ovidiu Panaitc65abc72020-11-28 10:43:17 +020084/**
85 * bb_miiphy_init() - Initialize bit-banged MII bus driver
86 *
87 * It is called during the generic post-relocation init sequence.
88 *
89 * Return: 0 if OK
90 */
91int bb_miiphy_init(void);
92
Joe Hershbergerdfcc4962016-08-08 11:28:39 -050093int bb_miiphy_read(struct mii_dev *miidev, int addr, int devad, int reg);
94int bb_miiphy_write(struct mii_dev *miidev, int addr, int devad, int reg,
95 u16 value);
Luigi 'Comio' Mantellini4ba31ab2009-10-10 12:42:20 +020096#endif
wdenk214ec6b2001-10-08 19:18:17 +000097
98/* phy seed setup */
wdenk65bd0e22003-09-18 10:45:21 +000099#define AUTO 99
Larry Johnson298035d2007-10-31 11:21:29 -0500100#define _1000BASET 1000
wdenk65bd0e22003-09-18 10:45:21 +0000101#define _100BASET 100
102#define _10BASET 10
103#define HALF 22
104#define FULL 44
wdenk214ec6b2001-10-08 19:18:17 +0000105
106/* phy register offsets */
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500107#define MII_MIPSCR 0x11
wdenk214ec6b2001-10-08 19:18:17 +0000108
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500109/* MII_LPA */
Larry Johnson298035d2007-10-31 11:21:29 -0500110#define PHY_ANLPAR_PSB_802_3 0x0001
111#define PHY_ANLPAR_PSB_802_9 0x0002
wdenkb9711de2004-04-25 13:18:40 +0000112
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500113/* MII_CTRL1000 masks */
Larry Johnson71bc6e62007-11-01 08:46:50 -0500114#define PHY_1000BTCR_1000FD 0x0200
115#define PHY_1000BTCR_1000HD 0x0100
116
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500117/* MII_STAT1000 masks */
Larry Johnson298035d2007-10-31 11:21:29 -0500118#define PHY_1000BTSR_MSCF 0x8000
119#define PHY_1000BTSR_MSCR 0x4000
120#define PHY_1000BTSR_LRS 0x2000
121#define PHY_1000BTSR_RRS 0x1000
122#define PHY_1000BTSR_1000FD 0x0800
123#define PHY_1000BTSR_1000HD 0x0400
wdenk855a4962004-03-14 18:23:55 +0000124
Larry Johnson71bc6e62007-11-01 08:46:50 -0500125/* phy EXSR */
Mike Frysinger8ef583a2010-12-23 15:40:12 -0500126#define ESTATUS_1000XF 0x8000
127#define ESTATUS_1000XH 0x4000
Larry Johnson71bc6e62007-11-01 08:46:50 -0500128
Alex Margineanc3452b52019-06-03 19:10:30 +0300129/**
130 * struct mdio_perdev_priv - Per-device class data for MDIO DM
131 *
132 * @mii_bus: Supporting MII legacy bus
133 */
134struct mdio_perdev_priv {
135 struct mii_dev *mii_bus;
136};
137
138/**
139 * struct mdio_ops - MDIO bus operations
140 *
141 * @read: Read from a PHY register
142 * @write: Write to a PHY register
143 * @reset: Reset the MDIO bus, NULL if not supported
144 */
145struct mdio_ops {
146 int (*read)(struct udevice *mdio_dev, int addr, int devad, int reg);
147 int (*write)(struct udevice *mdio_dev, int addr, int devad, int reg,
148 u16 val);
149 int (*reset)(struct udevice *mdio_dev);
150};
151
152#define mdio_get_ops(dev) ((struct mdio_ops *)(dev)->driver->ops)
153
154/**
155 * dm_mdio_probe_devices - Call probe on all MII devices, currently used for
156 * MDIO console commands.
157 */
158void dm_mdio_probe_devices(void);
159
160/**
161 * dm_mdio_phy_connect - Wrapper over phy_connect for DM MDIO
162 *
Alex Margineana5d32c32019-11-25 17:15:11 +0200163 * @mdiodev: mdio device the PHY is accesible on
164 * @phyaddr: PHY address on MDIO bus
Alex Margineanc3452b52019-06-03 19:10:30 +0300165 * @ethdev: ethernet device to connect to the PHY
166 * @interface: MAC-PHY protocol
167 *
Heinrich Schuchardt185f8122022-01-19 18:05:50 +0100168 * Return: pointer to phy_device, or 0 on error
Alex Margineanc3452b52019-06-03 19:10:30 +0300169 */
Alex Margineana5d32c32019-11-25 17:15:11 +0200170struct phy_device *dm_mdio_phy_connect(struct udevice *mdiodev, int phyaddr,
Alex Margineanc3452b52019-06-03 19:10:30 +0300171 struct udevice *ethdev,
172 phy_interface_t interface);
173
Alex Marginean2f624552019-11-25 17:15:12 +0200174/**
175 * dm_eth_phy_connect - Connect an Eth device to a PHY based on device tree
176 *
177 * Picks up the DT phy-handle and phy-mode from ethernet device node and
178 * connects the ethernet device to the linked PHY.
179 *
180 * @ethdev: ethernet device
181 *
Heinrich Schuchardt185f8122022-01-19 18:05:50 +0100182 * Return: pointer to phy_device, or 0 on error
Alex Marginean2f624552019-11-25 17:15:12 +0200183 */
184struct phy_device *dm_eth_phy_connect(struct udevice *ethdev);
185
Alex Marginean8880edb2019-07-12 10:13:50 +0300186/* indicates none of the child buses is selected */
187#define MDIO_MUX_SELECT_NONE -1
188
189/**
190 * struct mdio_mux_ops - MDIO MUX operations
191 *
192 * @select: Selects a child bus
193 * @deselect: Clean up selection. Optional, can be NULL
194 */
195struct mdio_mux_ops {
196 int (*select)(struct udevice *mux, int cur, int sel);
197 int (*deselect)(struct udevice *mux, int sel);
198};
199
200#define mdio_mux_get_ops(dev) ((struct mdio_mux_ops *)(dev)->driver->ops)
201
202#endif