blob: 705217067b30dc53451463710e8fc3ccadff8123 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese0299c902015-10-20 15:14:47 +02002/*
3 * Copyright (C) 2015 Stefan Roese <sr@denx.de>
Stefan Roese0299c902015-10-20 15:14:47 +02004 */
5
6#ifndef _CONFIG_CLEARFOG_H
7#define _CONFIG_CLEARFOG_H
8
Simon Glass1af3c7f2020-05-10 11:40:09 -06009#include <linux/stringify.h>
10
Stefan Roese0299c902015-10-20 15:14:47 +020011/*
12 * High Level Configuration Options (easy to change)
13 */
Stefan Roese0299c902015-10-20 15:14:47 +020014
Stefan Roese0299c902015-10-20 15:14:47 +020015/*
16 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
17 * for DDR ECC byte filling in the SPL before loading the main
18 * U-Boot into it.
19 */
Stefan Roese0299c902015-10-20 15:14:47 +020020
Stefan Roese0299c902015-10-20 15:14:47 +020021/* USB/EHCI configuration */
22#define CONFIG_EHCI_IS_TDI
23
24#define CONFIG_ENV_MIN_ENTRIES 128
25
26/* Environment in MMC */
Stefan Roese0299c902015-10-20 15:14:47 +020027/*
28 * For SD - reserve 1 LBA for MBR + 1M for u-boot image. The MMC/eMMC
29 * boot image starts @ LBA-0.
30 * As result in MMC/eMMC case it will be a 1 sector gap between u-boot
31 * image and environment
32 */
Stefan Roese0299c902015-10-20 15:14:47 +020033
Stefan Roese0299c902015-10-20 15:14:47 +020034#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
35
36/* PCIe support */
37#ifndef CONFIG_SPL_BUILD
Stefan Roese0299c902015-10-20 15:14:47 +020038#define CONFIG_PCI_SCAN_SHOW
39#endif
40
Jon Nettletond6db4462018-05-28 13:35:15 +030041/* SATA support */
42#ifdef CONFIG_SCSI
43#define CONFIG_SCSI_AHCI_PLAT
44#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
45#define CONFIG_SYS_SCSI_MAX_LUN 1
46#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
47 CONFIG_SYS_SCSI_MAX_LUN)
48#endif
49
Stefan Roese0299c902015-10-20 15:14:47 +020050/* Keep device tree and initrd in lower memory so the kernel can access them */
Patrick Wildtf3d9ec22017-05-10 15:12:34 +020051#define RELOCATION_LIMITS_ENV_SETTINGS \
Stefan Roese0299c902015-10-20 15:14:47 +020052 "fdt_high=0x10000000\0" \
53 "initrd_high=0x10000000\0"
54
55/* SPL */
Stefan Roese0299c902015-10-20 15:14:47 +020056
57/* Defines for SPL */
Stefan Roese0299c902015-10-20 15:14:47 +020058#define CONFIG_SPL_SIZE (140 << 10)
Stefan Roese0299c902015-10-20 15:14:47 +020059#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
60
61#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
62#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
63
64#ifdef CONFIG_SPL_BUILD
65#define CONFIG_SYS_MALLOC_SIMPLE
66#endif
67
68#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
69#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
70
Pali Rohár2a85fda2021-07-23 11:14:32 +020071#if defined(CONFIG_MVEBU_SPL_BOOT_DEVICE_MMC) || defined(CONFIG_MVEBU_SPL_BOOT_DEVICE_SATA)
Stefan Roese0299c902015-10-20 15:14:47 +020072/* SPL related MMC defines */
Stefan Roese0299c902015-10-20 15:14:47 +020073#ifdef CONFIG_SPL_BUILD
74#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
75#endif
76#endif
77
Stefan Roese0299c902015-10-20 15:14:47 +020078/*
79 * mv-common.h should be defined after CMD configs since it used them
80 * to enable certain macros
81 */
82#include "mv-common.h"
83
Patrick Wildtf3d9ec22017-05-10 15:12:34 +020084/* Include the common distro boot environment */
85#ifndef CONFIG_SPL_BUILD
Patrick Wildtf3d9ec22017-05-10 15:12:34 +020086
87#ifdef CONFIG_MMC
88#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
89#else
90#define BOOT_TARGET_DEVICES_MMC(func)
91#endif
92
93#ifdef CONFIG_USB_STORAGE
94#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
95#else
96#define BOOT_TARGET_DEVICES_USB(func)
97#endif
98
Joel Johnsoncecf38a2020-03-23 11:26:32 -060099#ifndef CONFIG_SCSI
100#define BOOT_TARGET_DEVICES_SCSI_BUS0(func)
101#define BOOT_TARGET_DEVICES_SCSI_BUS1(func)
102#define BOOT_TARGET_DEVICES_SCSI_BUS2(func)
Joel Johnsonbd02fd22020-03-23 11:26:31 -0600103#else
Joel Johnsoncecf38a2020-03-23 11:26:32 -0600104/*
105 * With SCSI enabled, M.2 SATA is always located on bus 0
106 */
107#define BOOT_TARGET_DEVICES_SCSI_BUS0(func) func(SCSI, scsi, 0)
108
109/*
110 * Either one or both mPCIe slots may be configured as mSATA interfaces. The
111 * SCSI bus ids are assigned based on sequence of hardware present, not always
112 * tied to hardware slot ids. As such, use second SCSI bus if either slot is
113 * set for SATA, and only use third SCSI bus if both slots are SATA enabled.
114 */
115#if defined (CONFIG_CLEARFOG_CON2_SATA) || defined (CONFIG_CLEARFOG_CON3_SATA)
116#define BOOT_TARGET_DEVICES_SCSI_BUS1(func) func(SCSI, scsi, 1)
117#else
118#define BOOT_TARGET_DEVICES_SCSI_BUS1(func)
Joel Johnsonbd02fd22020-03-23 11:26:31 -0600119#endif
120
Joel Johnsoncecf38a2020-03-23 11:26:32 -0600121#if defined (CONFIG_CLEARFOG_CON2_SATA) && defined (CONFIG_CLEARFOG_CON3_SATA)
122#define BOOT_TARGET_DEVICES_SCSI_BUS2(func) func(SCSI, scsi, 2)
123#else
124#define BOOT_TARGET_DEVICES_SCSI_BUS2(func)
125#endif
126
127#endif /* CONFIG_SCSI */
128
129/*
130 * The SCSI buses are attempted in increasing bus order, there is no current
131 * mechanism to alter the default bus priority order for booting.
132 */
Patrick Wildtf3d9ec22017-05-10 15:12:34 +0200133#define BOOT_TARGET_DEVICES(func) \
134 BOOT_TARGET_DEVICES_MMC(func) \
135 BOOT_TARGET_DEVICES_USB(func) \
Joel Johnsoncecf38a2020-03-23 11:26:32 -0600136 BOOT_TARGET_DEVICES_SCSI_BUS0(func) \
137 BOOT_TARGET_DEVICES_SCSI_BUS1(func) \
138 BOOT_TARGET_DEVICES_SCSI_BUS2(func) \
Patrick Wildtf3d9ec22017-05-10 15:12:34 +0200139 func(PXE, pxe, na) \
140 func(DHCP, dhcp, na)
141
142#define KERNEL_ADDR_R __stringify(0x800000)
143#define FDT_ADDR_R __stringify(0x100000)
144#define RAMDISK_ADDR_R __stringify(0x1800000)
145#define SCRIPT_ADDR_R __stringify(0x200000)
146#define PXEFILE_ADDR_R __stringify(0x300000)
147
148#define LOAD_ADDRESS_ENV_SETTINGS \
149 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
150 "fdt_addr_r=" FDT_ADDR_R "\0" \
151 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0" \
152 "scriptaddr=" SCRIPT_ADDR_R "\0" \
153 "pxefile_addr_r=" PXEFILE_ADDR_R "\0"
154
155#include <config_distro_bootcmd.h>
156
157#define CONFIG_EXTRA_ENV_SETTINGS \
158 RELOCATION_LIMITS_ENV_SETTINGS \
159 LOAD_ADDRESS_ENV_SETTINGS \
Patrick Wildtf3d9ec22017-05-10 15:12:34 +0200160 "console=ttyS0,115200\0" \
161 BOOTENV
162
163#endif /* CONFIG_SPL_BUILD */
164
Stefan Roese0299c902015-10-20 15:14:47 +0200165#endif /* _CONFIG_CLEARFOG_H */