blob: e45f6ae4f3466eb7e273fa65b83efa8c0dc04874 [file] [log] [blame]
wdenk232c1502004-03-12 00:14:09 +00001/*
2 * (C) Copyright 2004
3 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
4 *
5 * (C) Copyright 2003
6 * Texas Instruments, <www.ti.com>
7 * Kshitij Gupta <Kshitij@ti.com>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29
30static void flash__init (void);
31static void ether__init (void);
32
33static inline void delay (unsigned long loops)
34{
35 __asm__ volatile ("1:\n"
36 "subs %0, %1, #1\n"
37 "bne 1b":"=r" (loops):"0" (loops));
38}
39
40/*
41 * Miscellaneous platform dependent initialisations
42 */
43
44int board_init (void)
45{
46 DECLARE_GLOBAL_DATA_PTR;
47
48 /* arch number of SX1 Board */
wdenk731215e2004-10-10 18:41:04 +000049 gd->bd->bi_arch_number = MACH_TYPE_SX1;
wdenk232c1502004-03-12 00:14:09 +000050
51 /* adress of boot parameters */
52 gd->bd->bi_boot_params = 0x10000100;
53
54/* kk - this speeds up your boot a quite a bit. However to make it
55 * work, you need make sure your kernel startup flush bug is fixed.
56 * ... rkw ...
57 */
58 icache_enable ();
59
60 flash__init ();
61 ether__init ();
62 return 0;
63}
64
65
66int misc_init_r (void)
67{
68 /* volatile ushort *gdir = (ushort *) (GPIO_DIR_CONTROL_REG); */
69 /* volatile ushort *mdir = (ushort *) (MPUIO_DIR_CONTROL_REG); */
70
71 /* setup gpio direction to match board (no floats!) */
72 /**gdir = 0xCFF9; */
73 /**mdir = 0x103F; */
74
75 return (0);
76}
77
78/******************************
79 Routine:
80 Description:
81******************************/
82static void flash__init (void)
83{
84#define CS0_CHIP_SELECT_REG 0xfffecc10
85#define CS3_CHIP_SELECT_REG 0xfffecc1c
86#define EMIFS_GlB_Config_REG 0xfffecc0c
87
88 unsigned int regval;
89
90 regval = *((volatile unsigned int *) EMIFS_GlB_Config_REG);
91 regval = regval | 0x0001; /* Turn off write protection for flash devices. */
92 if (regval & 0x0002) {
93 regval = regval & 0xfffd; /* Swap CS0 and CS3 so that flash is visible at 0x0 and eeprom at 0x0c000000. */
94 /* If, instead, you want to reference flash at 0x0c000000, then it seemed the following were necessary. */
95 /* *((volatile unsigned int *)CS0_CHIP_SELECT_REG) = 0x202090; / * Overrides head.S setting of 0x212090 */
96 /* *((volatile unsigned int *)CS3_CHIP_SELECT_REG) = 0x202090; / * Let's flash chips be fully functional. */
97 }
98 *((volatile unsigned int *) EMIFS_GlB_Config_REG) = regval;
99}
100
101
102/******************************
103 Routine:
104 Description:
105******************************/
106static void ether__init (void)
107{
108#define ETH_CONTROL_REG 0x0800000b
109 /* take the Ethernet controller out of reset and wait
110 * for the EEPROM load to complete.
111 */
112 *((volatile unsigned char *) ETH_CONTROL_REG) &= ~0x01;
113 udelay (3);
114}
115
116
117int dram_init (void)
118{
119 DECLARE_GLOBAL_DATA_PTR;
120
121 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
122 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
123
124 return 0;
125}