blob: 91117bab726242f00eeb9a5253e86dca829bc46b [file] [log] [blame]
wdenke0648062002-08-20 00:12:21 +00001/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_MPC860 1 /* This is a MPC860T CPU */
37#define CONFIG_HERMES 1 /* ...on a HERMES-PRO board */
38
39#define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */
40#undef CONFIG_8xx_CONS_SMC2
41#undef CONFIG_8xx_CONS_NONE
42#define CONFIG_BAUDRATE 9600
43#if 0
44#define CONFIG_BOOTDELAY -1 /* autoboot disabled */
45#else
46#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
47#endif
48
49#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
50
51#define CONFIG_BOARD_TYPES 1 /* support board types */
52
53#define CONFIG_SHOW_BOOT_PROGRESS 1 /* Show boot progress on LEDs */
54
55#undef CONFIG_BOOTARGS
56#define CONFIG_BOOTCOMMAND \
57 "bootp; " \
Wolfgang Denkfe126d82005-11-20 21:40:11 +010058 "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
59 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \
wdenke0648062002-08-20 00:12:21 +000060 "bootm"
61
62#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
63#undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
64
65#undef CONFIG_WATCHDOG /* watchdog disabled */
66
67#define CONFIG_COMMANDS CONFIG_CMD_DFL
68
69#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
70
71/*----------------------------------------------------------------------*/
72
73/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
74#include <cmd_confdefs.h>
75
76/*----------------------------------------------------------------------*/
77
78/*
79 * Miscellaneous configurable options
80 */
81#define CFG_LONGHELP /* undef to save memory */
82#define CFG_PROMPT "=> " /* Monitor Command Prompt */
83#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
84#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
85#else
86#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
87#endif
88#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
89#define CFG_MAXARGS 16 /* max number of command args */
90#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
91
92#define CFG_MEMTEST_START 0x00100000 /* memtest works on */
93#define CFG_MEMTEST_END 0x00F00000 /* 1 ... 15MB in DRAM */
94
95#define CFG_LOAD_ADDR 0x00100000 /* default load address */
96
97#define CFG_PIO_MODE 0 /* IDE interface in PIO Mode 0 */
98
99#define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
100
101#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
102
103#define CFG_ALLOC_DPRAM 1 /* use allocation routines */
104/*
105 * Low Level Configuration Settings
106 * (address mappings, register initial values, etc.)
107 * You should know what you are doing if you make changes here.
108 */
109/*-----------------------------------------------------------------------
110 * Internal Memory Mapped Register
111 */
112#define CFG_IMMR 0xFF000000 /* Non-Standard value! */
113
114/*-----------------------------------------------------------------------
115 * Definitions for initial stack pointer and data area (in DPRAM)
116 */
117#define CFG_INIT_RAM_ADDR CFG_IMMR
118#define CFG_INIT_RAM_END 0x2F00 /* End of used area in DPRAM */
119#define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
120#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
121#define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
122
123/*-----------------------------------------------------------------------
124 * Start addresses for the final memory configuration
125 * (Set up by the startup code)
126 * Please note that CFG_SDRAM_BASE _must_ start at 0
127 */
128#define CFG_SDRAM_BASE 0x00000000
129#define CFG_FLASH_BASE 0xFE000000
130#ifdef DEBUG
131#define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
132#else
133#define CFG_MONITOR_LEN (128 << 10) /* Reserve 128 kB for Monitor */
134#endif
135#define CFG_MONITOR_BASE CFG_FLASH_BASE
136#define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
137
138/*
139 * For booting Linux, the board info and command line data
140 * have to be in the first 8 MB of memory, since this is
141 * the maximum mapped by the Linux kernel during initialization.
142 */
143#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
144/*-----------------------------------------------------------------------
145 * FLASH organization
146 */
147#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
148#define CFG_MAX_FLASH_SECT 124 /* max number of sectors on one chip */
149
150#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
151#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
152
153#define CFG_ENV_IS_IN_FLASH 1
154#define CFG_ENV_OFFSET 0x4000 /* Offset of Environment Sector */
155#define CFG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
156/*-----------------------------------------------------------------------
157 * Cache Configuration
158 */
159#define CFG_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */
160#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
161#define CFG_CACHELINE_SHIFT 4 /* log base 2 of the above value */
162#endif
163
164/*-----------------------------------------------------------------------
165 * SYPCR - System Protection Control 11-9
166 * SYPCR can only be written once after reset!
167 *-----------------------------------------------------------------------
168 * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze
169 * +0x0004
170 */
171#if defined(CONFIG_WATCHDOG)
172#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \
173 SYPCR_SWE | SYPCR_SWRI| SYPCR_SWP)
174#else
175#define CFG_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | SYPCR_SWP)
176#endif
177
178/*-----------------------------------------------------------------------
179 * SIUMCR - SIU Module Configuration 11-6
180 *-----------------------------------------------------------------------
181 * +0x0000 => 0x000000C0
182 */
183#define CFG_SIUMCR 0
184
185/*-----------------------------------------------------------------------
186 * TBSCR - Time Base Status and Control 11-26
187 *-----------------------------------------------------------------------
188 * Clear Reference Interrupt Status, Timebase freezing enabled
189 * +0x0200 => 0x00C2
190 */
191#define CFG_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF)
192
193/*-----------------------------------------------------------------------
194 * PISCR - Periodic Interrupt Status and Control 11-31
195 *-----------------------------------------------------------------------
196 * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled
197 * +0x0240 => 0x0082
198 */
199#define CFG_PISCR (PISCR_PS | PISCR_PITF)
200
201/*-----------------------------------------------------------------------
202 * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30
203 *-----------------------------------------------------------------------
204 * Reset PLL lock status sticky bit, timer expired status bit and timer
205 * interrupt status bit, set PLL multiplication factor !
206 */
207/* +0x0286 => 0x00B0D0C0 */
208#define CFG_PLPRCR \
209 ( (11 << PLPRCR_MF_SHIFT) | \
210 PLPRCR_SPLSS | PLPRCR_TEXPS | PLPRCR_TMIST | \
211 /*PLPRCR_CSRC|*/ PLPRCR_LPM_NORMAL | \
212 PLPRCR_CSR | PLPRCR_LOLRE /*|PLPRCR_FIOPD*/ \
213 )
214
215/*-----------------------------------------------------------------------
216 * SCCR - System Clock and reset Control Register 15-27
217 *-----------------------------------------------------------------------
218 * Set clock output, timebase and RTC source and divider,
219 * power management and some other internal clocks
220 */
221#define SCCR_MASK SCCR_EBDF11
222/* +0x0282 => 0x03800000 */
223#define CFG_SCCR (SCCR_COM00 | SCCR_TBS | \
224 SCCR_RTDIV | SCCR_RTSEL | \
225 /*SCCR_CRQEN|*/ /*SCCR_PRQEN|*/ \
226 SCCR_EBDF00 | SCCR_DFSYNC00 | \
227 SCCR_DFBRG00 | SCCR_DFNL000 | \
228 SCCR_DFNH000)
229
230/*-----------------------------------------------------------------------
231 * RTCSC - Real-Time Clock Status and Control Register 11-27
232 *-----------------------------------------------------------------------
233 */
234/* +0x0220 => 0x00C3 */
235#define CFG_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE)
236
237
238/*-----------------------------------------------------------------------
239 * RCCR - RISC Controller Configuration Register 19-4
240 *-----------------------------------------------------------------------
241 */
242/* +0x09C4 => TIMEP=1 */
243#define CFG_RCCR 0x0100
244
245/*-----------------------------------------------------------------------
246 * RMDS - RISC Microcode Development Support Control Register
247 *-----------------------------------------------------------------------
248 */
249#define CFG_RMDS 0
250
251/*-----------------------------------------------------------------------
252 *
253 *-----------------------------------------------------------------------
254 *
255 */
wdenke0648062002-08-20 00:12:21 +0000256#define CFG_DER 0
257
258/*
259 * Init Memory Controller:
260 *
261 * BR0 and OR0 (FLASH)
262 */
263
264#define FLASH_BASE0_PRELIM 0xFE000000 /* FLASH bank #0 */
265
266/* used to re-map FLASH
267 * restrict access enough to keep SRAM working (if any)
268 * but not too much to meddle with FLASH accesses
269 */
270/* allow for max 4 MB of Flash */
271#define CFG_REMAP_OR_AM 0xFFC00000 /* OR addr mask */
272#define CFG_PRELIM_OR_AM 0xFFC00000 /* OR addr mask */
273
274/* FLASH timing: ACS = 11, TRLX = 1, CSNT = 1, SCY = 5, EHTR = 0 */
275#define CFG_OR_TIMING_FLASH ( OR_CSNT_SAM | /*OR_ACS_DIV4 |*/ OR_BI | \
276 OR_SCY_5_CLK | OR_TRLX)
277
278#define CFG_OR0_REMAP (CFG_REMAP_OR_AM | CFG_OR_TIMING_FLASH)
279#define CFG_OR0_PRELIM (CFG_PRELIM_OR_AM | CFG_OR_TIMING_FLASH)
280/* 8 bit, bank valid */
281#define CFG_BR0_PRELIM ((FLASH_BASE0_PRELIM & BR_BA_MSK) | BR_PS_8 | BR_V )
282
283/*
284 * BR1/OR1 - SDRAM
285 *
286 * Multiplexed addresses, GPL5 output to GPL5_A (don't care)
287 */
288#define SDRAM_BASE_PRELIM 0x00000000 /* SDRAM bank */
289#define SDRAM_PRELIM_OR_AM 0xF8000000 /* map max. 128 MB */
290#define SDRAM_TIMING 0x00000A00 /* SDRAM-Timing */
291
292#define SDRAM_MAX_SIZE 0x04000000 /* max 64 MB SDRAM */
293
294#define CFG_OR1_PRELIM (SDRAM_PRELIM_OR_AM | SDRAM_TIMING )
295#define CFG_BR1_PRELIM ((SDRAM_BASE_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V )
296
297/*
298 * BR2/OR2 - HPRO2: PEB2256 @ 0xE0000000, 8 Bit wide
299 */
300#define HPRO2_BASE 0xE0000000
301#define HPRO2_OR_AM 0xFFFF8000
302#define HPRO2_TIMING 0x00000934
303
304#define CFG_OR2 (HPRO2_OR_AM | HPRO2_TIMING)
305#define CFG_BR2 ((HPRO2_BASE & BR_BA_MSK) | BR_PS_8 | BR_V )
306
307/*
308 * BR3/OR3: not used
309 * BR4/OR4: not used
310 * BR5/OR5: not used
311 * BR6/OR6: not used
312 * BR7/OR7: not used
313 */
314
315/*
316 * MAMR settings for SDRAM
317 */
318
319/* periodic timer for refresh */
320#define CFG_MAMR_PTA 97 /* start with divider for 100 MHz */
321
322/* 8 column SDRAM */
323#define CFG_MAMR_8COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
324 MAMR_AMA_TYPE_0 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A11 | \
325 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
326/* 9 column SDRAM */
327#define CFG_MAMR_9COL ((CFG_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \
328 MAMR_AMA_TYPE_1 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A10 | \
329 MAMR_RLFA_1X | MAMR_WLFA_1X | MAMR_TLFA_4X)
330
331/*
332 * Internal Definitions
333 *
334 * Boot Flags
335 */
336#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
337#define BOOTFLAG_WARM 0x02 /* Software reboot */
338
339#endif /* __CONFIG_H */