1. cde28c8 zynq: nand: Runtime detection of nand buswidth through slcr by Michal Simek · 8 years ago
  2. 0107f24 ARM: zynq: move SoC sources to mach-zynq by Masahiro Yamada · 10 years ago[Renamed from arch/arm/cpu/armv7/zynq/slcr.c]
  3. f25f552 zynq: slcr: Disable all level shifters by Siva Durga Prasad Paladugu · 10 years ago
  4. f60c6fb ARM: zynq: slcr: Dont modify the reserved bits by Siva Durga Prasad Paladugu · 10 years ago
  5. eb8c54b ARM: zynq: ehci: Added USB host driver support by Michal Simek · 11 years ago
  6. 3cc3fa8 ARM: zynq: Add MIO detection code by Michal Simek · 11 years ago
  7. 2da7a74 ARM: zynq: Setup correct slcr_lock value by Michal Simek · 11 years ago
  8. 6e04769 ARM: zynq: slcr: Fix incorrect commentary by Michal Simek · 11 years ago
  9. 3b5b599 ARM: zynq: Fix sparse warnings in slcr.c by Michal Simek · 11 years ago
  10. 97598fc net: zynq_gem: Calculate clock dividers dynamically by Soren Brinkmann · 11 years ago
  11. 1cd46ed net: zynq_gem: Move RCLK details out of driver by Soren Brinkmann · 11 years ago
  12. b3de924 zynq: Add support to find bootmode by Jagannadha Sutradharudu Teki · 11 years ago
  13. 39523be zynq: slcr: Wait 100ms till clk is properly setup by Michal Simek · 12 years ago
  14. 1a45966 Add GPL-2.0+ SPDX-License-Identifier to source files by Wolfgang Denk · 11 years ago
  15. d5dae85 fpga: zynq: Add support for loading bitstream by Michal Simek · 12 years ago
  16. 8024352 net: gem: Fix gem driver on 1Gbps LAN by Michal Simek · 12 years ago
  17. 59c651f arm: zynq: Add SLCR support with system reset by Michal Simek · 12 years ago