blob: e569e97db99e6cfe5f0d582874962ecaddd5ac41 [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
wdenkd4ca31c2004-01-02 14:00:00 +00002 * (C) Copyright 2000-2004
wdenkfe8c2802002-11-03 00:38:21 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
28#include <devices.h>
wdenkfe8c2802002-11-03 00:38:21 +000029#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
wdenk0db5bca2003-03-31 17:27:09 +000032#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
wdenkcbd8a352004-02-24 02:00:03 +000035#ifdef CONFIG_MPC5xxx
wdenk945af8d2003-07-16 21:53:01 +000036#include <mpc5xxx.h>
37#endif
wdenkfe8c2802002-11-03 00:38:21 +000038#if (CONFIG_COMMANDS & CFG_CMD_IDE)
39#include <ide.h>
40#endif
41#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
42#include <scsi.h>
43#endif
44#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
45#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
wdenk281e00a2004-08-01 22:48:16 +000051#include <serial.h>
wdenkfe8c2802002-11-03 00:38:21 +000052#ifdef CFG_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050053#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +000054#include <commproc.h>
55#endif
wdenk7aa78612003-05-03 15:50:43 +000056#endif
wdenkfe8c2802002-11-03 00:38:21 +000057#include <version.h>
58#if defined(CONFIG_BAB7xx)
59#include <w83c553f.h>
60#endif
61#include <dtt.h>
62#if defined(CONFIG_POST)
63#include <post.h>
64#endif
wdenk56f94be2002-11-05 16:35:14 +000065#if defined(CONFIG_LOGBUFFER)
66#include <logbuff.h>
67#endif
wdenk42d1f032003-10-15 23:53:47 +000068#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
69#include <asm/cache.h>
70#endif
wdenk1c437712004-01-16 00:30:56 +000071#ifdef CONFIG_PS2KBD
72#include <keyboard.h>
73#endif
wdenkfe8c2802002-11-03 00:38:21 +000074
75#if (CONFIG_COMMANDS & CFG_CMD_DOC)
76void doc_init (void);
77#endif
78#if defined(CONFIG_HARD_I2C) || \
79 defined(CONFIG_SOFT_I2C)
80#include <i2c.h>
81#endif
stroesebedc4972003-05-23 11:16:49 +000082#if (CONFIG_COMMANDS & CFG_CMD_NAND)
83void nand_init (void);
84#endif
wdenkfe8c2802002-11-03 00:38:21 +000085
86static char *failed = "*** failed ***\n";
87
wdenk17d704e2004-04-10 20:43:50 +000088#if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU)
wdenkfe8c2802002-11-03 00:38:21 +000089extern flash_info_t flash_info[];
wdenk17d704e2004-04-10 20:43:50 +000090#endif
wdenkfe8c2802002-11-03 00:38:21 +000091
92#include <environment.h>
Wolfgang Denkbce84c42005-08-30 14:13:23 +020093DECLARE_GLOBAL_DATA_PTR;
wdenkfe8c2802002-11-03 00:38:21 +000094
wdenk7e780362004-04-08 22:31:29 +000095#if defined(CFG_ENV_IS_EMBEDDED)
96#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
97#elif ( ((CFG_ENV_ADDR+CFG_ENV_SIZE) < CFG_MONITOR_BASE) || \
wdenk04a85b32004-04-15 18:22:41 +000098 (CFG_ENV_ADDR >= (CFG_MONITOR_BASE + CFG_MONITOR_LEN)) ) || \
wdenk7e780362004-04-08 22:31:29 +000099 defined(CFG_ENV_IS_IN_NVRAM)
wdenkfe8c2802002-11-03 00:38:21 +0000100#define TOTAL_MALLOC_LEN (CFG_MALLOC_LEN + CFG_ENV_SIZE)
101#else
102#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
103#endif
104
wdenk3b57fe02003-05-30 12:48:29 +0000105extern ulong __init_end;
106extern ulong _end;
wdenk3b57fe02003-05-30 12:48:29 +0000107ulong monitor_flash_len;
108
wdenk8bde7f72003-06-27 21:31:46 +0000109#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
110#include <bedbug/type.h>
111#endif
112
wdenkfe8c2802002-11-03 00:38:21 +0000113/*
114 * Begin and End of memory area for malloc(), and current "brk"
115 */
116static ulong mem_malloc_start = 0;
117static ulong mem_malloc_end = 0;
118static ulong mem_malloc_brk = 0;
119
120/************************************************************************
121 * Utilities *
122 ************************************************************************
123 */
124
125/*
126 * The Malloc area is immediately below the monitor copy in DRAM
127 */
128static void mem_malloc_init (void)
129{
wdenkfe8c2802002-11-03 00:38:21 +0000130 ulong dest_addr = CFG_MONITOR_BASE + gd->reloc_off;
131
132 mem_malloc_end = dest_addr;
133 mem_malloc_start = dest_addr - TOTAL_MALLOC_LEN;
134 mem_malloc_brk = mem_malloc_start;
135
136 memset ((void *) mem_malloc_start,
137 0,
138 mem_malloc_end - mem_malloc_start);
139}
140
141void *sbrk (ptrdiff_t increment)
142{
143 ulong old = mem_malloc_brk;
144 ulong new = old + increment;
145
146 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
147 return (NULL);
148 }
149 mem_malloc_brk = new;
150 return ((void *) old);
151}
152
153char *strmhz (char *buf, long hz)
154{
155 long l, n;
156 long m;
157
158 n = hz / 1000000L;
159 l = sprintf (buf, "%ld", n);
160 m = (hz % 1000000L) / 1000L;
161 if (m != 0)
162 sprintf (buf + l, ".%03ld", m);
163 return (buf);
164}
165
wdenkfe8c2802002-11-03 00:38:21 +0000166/*
167 * All attempts to come up with a "common" initialization sequence
168 * that works for all boards and architectures failed: some of the
169 * requirements are just _too_ different. To get rid of the resulting
170 * mess of board dependend #ifdef'ed code we now make the whole
171 * initialization sequence configurable to the user.
172 *
173 * The requirements for any new initalization function is simple: it
174 * receives a pointer to the "global data" structure as it's only
175 * argument, and returns an integer return code, where 0 means
176 * "continue" and != 0 means "fatal error, hang the system".
177 */
178typedef int (init_fnc_t) (void);
179
180/************************************************************************
181 * Init Utilities *
182 ************************************************************************
183 * Some of this code should be moved into the core functions,
184 * but let's get it working (again) first...
185 */
186
187static int init_baudrate (void)
188{
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200189 char tmp[64]; /* long enough for environment variables */
wdenkfe8c2802002-11-03 00:38:21 +0000190 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
191
192 gd->baudrate = (i > 0)
193 ? (int) simple_strtoul (tmp, NULL, 10)
194 : CONFIG_BAUDRATE;
wdenkfe8c2802002-11-03 00:38:21 +0000195 return (0);
196}
197
198/***********************************************************************/
199
Stefan Roesed96f41e2005-11-30 13:06:40 +0100200#ifdef CONFIG_ADD_RAM_INFO
201void board_add_ram_info(int);
202#endif
203
wdenkfe8c2802002-11-03 00:38:21 +0000204static int init_func_ram (void)
205{
wdenkfe8c2802002-11-03 00:38:21 +0000206#ifdef CONFIG_BOARD_TYPES
207 int board_type = gd->board_type;
208#else
209 int board_type = 0; /* use dummy arg */
210#endif
211 puts ("DRAM: ");
212
213 if ((gd->ram_size = initdram (board_type)) > 0) {
Stefan Roesed96f41e2005-11-30 13:06:40 +0100214 print_size (gd->ram_size, "");
215#ifdef CONFIG_ADD_RAM_INFO
216 board_add_ram_info(0);
217#endif
218 putc('\n');
wdenkfe8c2802002-11-03 00:38:21 +0000219 return (0);
220 }
221 puts (failed);
222 return (1);
223}
224
225/***********************************************************************/
226
227#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
228static int init_func_i2c (void)
229{
230 puts ("I2C: ");
231 i2c_init (CFG_I2C_SPEED, CFG_I2C_SLAVE);
232 puts ("ready\n");
233 return (0);
234}
235#endif
236
237/***********************************************************************/
238
239#if defined(CONFIG_WATCHDOG)
240static int init_func_watchdog_init (void)
241{
242 puts (" Watchdog enabled\n");
243 WATCHDOG_RESET ();
244 return (0);
245}
246# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
247
248static int init_func_watchdog_reset (void)
249{
250 WATCHDOG_RESET ();
251 return (0);
252}
253# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
254#else
255# define INIT_FUNC_WATCHDOG_INIT /* undef */
256# define INIT_FUNC_WATCHDOG_RESET /* undef */
257#endif /* CONFIG_WATCHDOG */
258
259/************************************************************************
260 * Initialization sequence *
261 ************************************************************************
262 */
263
264init_fnc_t *init_sequence[] = {
265
wdenkc837dcb2004-01-20 23:12:12 +0000266#if defined(CONFIG_BOARD_EARLY_INIT_F)
267 board_early_init_f,
wdenkfe8c2802002-11-03 00:38:21 +0000268#endif
wdenkc178d3d2004-01-24 20:25:54 +0000269
wdenk66ca92a2004-09-28 17:59:53 +0000270#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkfe8c2802002-11-03 00:38:21 +0000271 get_clocks, /* get CPU and bus clocks (etc.) */
wdenke9132ea2004-04-24 23:23:30 +0000272#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M)
273 adjust_sdram_tbs_8xx,
274#endif
wdenkfe8c2802002-11-03 00:38:21 +0000275 init_timebase,
wdenkc178d3d2004-01-24 20:25:54 +0000276#endif
wdenkfe8c2802002-11-03 00:38:21 +0000277#ifdef CFG_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500278#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000279 dpram_init,
280#endif
wdenk7aa78612003-05-03 15:50:43 +0000281#endif
wdenkfe8c2802002-11-03 00:38:21 +0000282#if defined(CONFIG_BOARD_POSTCLK_INIT)
283 board_postclk_init,
284#endif
285 env_init,
wdenk66ca92a2004-09-28 17:59:53 +0000286#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkc178d3d2004-01-24 20:25:54 +0000287 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
288 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
289 init_timebase,
290#endif
wdenkfe8c2802002-11-03 00:38:21 +0000291 init_baudrate,
292 serial_init,
293 console_init_f,
294 display_options,
295#if defined(CONFIG_8260)
296 prt_8260_rsr,
297 prt_8260_clks,
298#endif /* CONFIG_8260 */
Eran Libertyf046ccd2005-07-28 10:08:46 -0500299
300#if defined(CONFIG_MPC83XX)
301 print_clock_conf,
302#endif
303
wdenkfe8c2802002-11-03 00:38:21 +0000304 checkcpu,
wdenkcbd8a352004-02-24 02:00:03 +0000305#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000306 prt_mpc5xxx_clks,
wdenkcbd8a352004-02-24 02:00:03 +0000307#endif /* CONFIG_MPC5xxx */
wdenk983fda82004-10-28 00:09:35 +0000308#if defined(CONFIG_MPC8220)
309 prt_mpc8220_clks,
310#endif
wdenkfe8c2802002-11-03 00:38:21 +0000311 checkboard,
312 INIT_FUNC_WATCHDOG_INIT
wdenkc837dcb2004-01-20 23:12:12 +0000313#if defined(CONFIG_MISC_INIT_F)
wdenkfe8c2802002-11-03 00:38:21 +0000314 misc_init_f,
315#endif
316 INIT_FUNC_WATCHDOG_RESET
317#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
318 init_func_i2c,
319#endif
320#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
321 dtt_init,
322#endif
wdenk4532cb62003-04-27 22:52:51 +0000323#ifdef CONFIG_POST
324 post_init_f,
325#endif
wdenkfe8c2802002-11-03 00:38:21 +0000326 INIT_FUNC_WATCHDOG_RESET
327 init_func_ram,
328#if defined(CFG_DRAM_TEST)
329 testdram,
330#endif /* CFG_DRAM_TEST */
331 INIT_FUNC_WATCHDOG_RESET
332
333 NULL, /* Terminate this list */
334};
335
336/************************************************************************
337 *
338 * This is the first part of the initialization sequence that is
339 * implemented in C, but still running from ROM.
340 *
341 * The main purpose is to provide a (serial) console interface as
342 * soon as possible (so we can see any error messages), and to
343 * initialize the RAM so that we can relocate the monitor code to
344 * RAM.
345 *
346 * Be aware of the restrictions: global data is read-only, BSS is not
347 * initialized, and stack space is limited to a few kB.
348 *
349 ************************************************************************
350 */
351
352void board_init_f (ulong bootflag)
353{
wdenkfe8c2802002-11-03 00:38:21 +0000354 bd_t *bd;
355 ulong len, addr, addr_sp;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200356 ulong *s;
wdenkfe8c2802002-11-03 00:38:21 +0000357 gd_t *id;
358 init_fnc_t **init_fnc_ptr;
359#ifdef CONFIG_PRAM
360 int i;
361 ulong reg;
362 uchar tmp[64]; /* long enough for environment variables */
363#endif
364
365 /* Pointer is writable since we allocated a register for it */
366 gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
wdenk93f6a672004-07-01 20:28:03 +0000367 /* compiler optimization barrier needed for GCC >= 3.4 */
368 __asm__ __volatile__("": : :"memory");
wdenkfe8c2802002-11-03 00:38:21 +0000369
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500370#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000371 /* Clear initial global data */
372 memset ((void *) gd, 0, sizeof (gd_t));
373#endif
374
375 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
376 if ((*init_fnc_ptr) () != 0) {
377 hang ();
378 }
379 }
380
381 /*
382 * Now that we have DRAM mapped and working, we can
383 * relocate the code and continue running from DRAM.
384 *
385 * Reserve memory at end of RAM for (top down in that order):
wdenk8bde7f72003-06-27 21:31:46 +0000386 * - kernel log buffer
wdenkfe8c2802002-11-03 00:38:21 +0000387 * - protected RAM
388 * - LCD framebuffer
389 * - monitor code
390 * - board info struct
391 */
wdenk3b57fe02003-05-30 12:48:29 +0000392 len = (ulong)&_end - CFG_MONITOR_BASE;
wdenkfe8c2802002-11-03 00:38:21 +0000393
394#ifndef CONFIG_VERY_BIG_RAM
395 addr = CFG_SDRAM_BASE + gd->ram_size;
396#else
397 /* only allow stack below 256M */
398 addr = CFG_SDRAM_BASE +
399 (gd->ram_size > 256 << 20) ? 256 << 20 : gd->ram_size;
400#endif
401
wdenk228f29a2002-12-08 09:53:23 +0000402#ifdef CONFIG_LOGBUFFER
403 /* reserve kernel log buffer */
404 addr -= (LOGBUFF_RESERVE);
wdenk9d2b18a2003-06-28 23:11:04 +0000405 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
wdenk228f29a2002-12-08 09:53:23 +0000406#endif
407
wdenkfe8c2802002-11-03 00:38:21 +0000408#ifdef CONFIG_PRAM
409 /*
410 * reserve protected RAM
411 */
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200412 i = getenv_r ("pram", (char *)tmp, sizeof (tmp));
413 reg = (i > 0) ? simple_strtoul ((const char *)tmp, NULL, 10) : CONFIG_PRAM;
wdenkfe8c2802002-11-03 00:38:21 +0000414 addr -= (reg << 10); /* size is in kB */
wdenk9d2b18a2003-06-28 23:11:04 +0000415 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000416#endif /* CONFIG_PRAM */
417
418 /* round down to next 4 kB limit */
419 addr &= ~(4096 - 1);
wdenk9d2b18a2003-06-28 23:11:04 +0000420 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
wdenkfe8c2802002-11-03 00:38:21 +0000421
422#ifdef CONFIG_LCD
423 /* reserve memory for LCD display (always full pages) */
424 addr = lcd_setmem (addr);
425 gd->fb_base = addr;
426#endif /* CONFIG_LCD */
427
428#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
429 /* reserve memory for video display (always full pages) */
430 addr = video_setmem (addr);
431 gd->fb_base = addr;
432#endif /* CONFIG_VIDEO */
433
434 /*
435 * reserve memory for U-Boot code, data & bss
wdenk682011f2003-06-03 23:54:09 +0000436 * round down to next 4 kB limit
wdenkfe8c2802002-11-03 00:38:21 +0000437 */
438 addr -= len;
wdenk682011f2003-06-03 23:54:09 +0000439 addr &= ~(4096 - 1);
Wolfgang Denk7d314992005-10-05 00:00:54 +0200440#ifdef CONFIG_E500
441 /* round down to next 64 kB limit so that IVPR stays aligned */
442 addr &= ~(65536 - 1);
443#endif
wdenkfe8c2802002-11-03 00:38:21 +0000444
wdenk9d2b18a2003-06-28 23:11:04 +0000445 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000446
wdenkc7de8292002-11-19 11:04:11 +0000447#ifdef CONFIG_AMIGAONEG3SE
448 gd->relocaddr = addr;
449#endif
450
wdenkfe8c2802002-11-03 00:38:21 +0000451 /*
452 * reserve memory for malloc() arena
453 */
454 addr_sp = addr - TOTAL_MALLOC_LEN;
wdenk9d2b18a2003-06-28 23:11:04 +0000455 debug ("Reserving %dk for malloc() at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000456 TOTAL_MALLOC_LEN >> 10, addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000457
458 /*
459 * (permanently) allocate a Board Info struct
460 * and a permanent copy of the "global" data
461 */
462 addr_sp -= sizeof (bd_t);
463 bd = (bd_t *) addr_sp;
464 gd->bd = bd;
wdenk9d2b18a2003-06-28 23:11:04 +0000465 debug ("Reserving %d Bytes for Board Info at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000466 sizeof (bd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000467 addr_sp -= sizeof (gd_t);
468 id = (gd_t *) addr_sp;
wdenk9d2b18a2003-06-28 23:11:04 +0000469 debug ("Reserving %d Bytes for Global Data at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000470 sizeof (gd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000471
472 /*
473 * Finally, we set up a new (bigger) stack.
474 *
475 * Leave some safety gap for SP, force alignment on 16 byte boundary
476 * Clear initial stack frame
477 */
478 addr_sp -= 16;
479 addr_sp &= ~0xF;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200480 s = (ulong *)addr_sp;
481 *s-- = 0;
482 *s-- = 0;
483 addr_sp = (ulong)s;
wdenk9d2b18a2003-06-28 23:11:04 +0000484 debug ("Stack Pointer at: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000485
486 /*
487 * Save local variables to board info struct
488 */
489
wdenkc837dcb2004-01-20 23:12:12 +0000490 bd->bi_memstart = CFG_SDRAM_BASE; /* start of DRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000491 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
492
493#ifdef CONFIG_IP860
wdenkc837dcb2004-01-20 23:12:12 +0000494 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
495 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
wdenk983fda82004-10-28 00:09:35 +0000496#elif defined CONFIG_MPC8220
497 bd->bi_sramstart = CFG_SRAM_BASE; /* start of SRAM memory */
498 bd->bi_sramsize = CFG_SRAM_SIZE; /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000499#else
wdenkc837dcb2004-01-20 23:12:12 +0000500 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
501 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000502#endif
503
wdenk42d1f032003-10-15 23:53:47 +0000504#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
505 defined(CONFIG_E500)
wdenkfe8c2802002-11-03 00:38:21 +0000506 bd->bi_immr_base = CFG_IMMR; /* base of IMMR register */
507#endif
wdenkcbd8a352004-02-24 02:00:03 +0000508#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000509 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
510#endif
Eran Libertyf046ccd2005-07-28 10:08:46 -0500511#if defined(CONFIG_MPC83XX)
512 bd->bi_immrbar = CFG_IMMRBAR;
513#endif
wdenk983fda82004-10-28 00:09:35 +0000514#if defined(CONFIG_MPC8220)
515 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
516 bd->bi_inpfreq = gd->inp_clk;
517 bd->bi_pcifreq = gd->pci_clk;
518 bd->bi_vcofreq = gd->vco_clk;
519 bd->bi_pevfreq = gd->pev_clk;
520 bd->bi_flbfreq = gd->flb_clk;
521
522 /* store bootparam to sram (backward compatible), here? */
523 {
wdenk9d5028c2004-11-21 00:06:33 +0000524 u32 *sram = (u32 *)CFG_SRAM_BASE;
525 *sram++ = gd->ram_size;
526 *sram++ = gd->bus_clk;
527 *sram++ = gd->inp_clk;
528 *sram++ = gd->cpu_clk;
529 *sram++ = gd->vco_clk;
530 *sram++ = gd->flb_clk;
531 *sram++ = 0xb8c3ba11; /* boot signature */
wdenk983fda82004-10-28 00:09:35 +0000532 }
533#endif
wdenkfe8c2802002-11-03 00:38:21 +0000534
535 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
536
537 WATCHDOG_RESET ();
538 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
539 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500540#if defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000541 bd->bi_cpmfreq = gd->cpm_clk;
542 bd->bi_brgfreq = gd->brg_clk;
543 bd->bi_sccfreq = gd->scc_clk;
544 bd->bi_vco = gd->vco_out;
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500545#endif /* CONFIG_CPM2 */
wdenkcbd8a352004-02-24 02:00:03 +0000546#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000547 bd->bi_ipbfreq = gd->ipb_clk;
548 bd->bi_pcifreq = gd->pci_clk;
wdenkcbd8a352004-02-24 02:00:03 +0000549#endif /* CONFIG_MPC5xxx */
wdenkfe8c2802002-11-03 00:38:21 +0000550 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
551
552#ifdef CFG_EXTBDINFO
Wolfgang Denk77ddac92005-10-13 16:45:02 +0200553 strncpy ((char *)bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
554 strncpy ((char *)bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
wdenkfe8c2802002-11-03 00:38:21 +0000555
556 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
557 bd->bi_plb_busfreq = gd->bus_clk;
Stefan Roese846b0dd2005-08-08 12:42:22 +0200558#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
wdenkfe8c2802002-11-03 00:38:21 +0000559 bd->bi_pci_busfreq = get_PCI_freq ();
wdenk109c0e32004-03-23 21:43:07 +0000560 bd->bi_opbfreq = get_OPB_freq ();
wdenk028ab6b2004-02-23 23:54:43 +0000561#elif defined(CONFIG_XILINX_ML300)
562 bd->bi_pci_busfreq = get_PCI_freq ();
wdenkfe8c2802002-11-03 00:38:21 +0000563#endif
564#endif
565
wdenk9d2b18a2003-06-28 23:11:04 +0000566 debug ("New Stack Pointer is: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000567
568 WATCHDOG_RESET ();
569
570#ifdef CONFIG_POST
571 post_bootmode_init();
wdenk6dff5522003-07-15 07:45:49 +0000572 post_run (NULL, POST_ROM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000573#endif
574
575 WATCHDOG_RESET();
576
wdenk27b207f2003-07-24 23:38:38 +0000577 memcpy (id, (void *)gd, sizeof (gd_t));
wdenkfe8c2802002-11-03 00:38:21 +0000578
579 relocate_code (addr_sp, id, addr);
580
581 /* NOTREACHED - relocate_code() does not return */
582}
583
wdenkfe8c2802002-11-03 00:38:21 +0000584/************************************************************************
585 *
586 * This is the next part if the initialization sequence: we are now
587 * running from RAM and have a "normal" C environment, i. e. global
588 * data can be written, BSS has been cleared, the stack size in not
589 * that critical any more, etc.
590 *
591 ************************************************************************
592 */
wdenkfe8c2802002-11-03 00:38:21 +0000593void board_init_r (gd_t *id, ulong dest_addr)
594{
wdenkfe8c2802002-11-03 00:38:21 +0000595 cmd_tbl_t *cmdtp;
596 char *s, *e;
597 bd_t *bd;
598 int i;
599 extern void malloc_bin_reloc (void);
600#ifndef CFG_ENV_IS_NOWHERE
601 extern char * env_name_spec;
602#endif
603
604#ifndef CFG_NO_FLASH
605 ulong flash_size;
606#endif
607
608 gd = id; /* initialize RAM version of global data */
609 bd = gd->bd;
610
611 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
612
wdenk9d2b18a2003-06-28 23:11:04 +0000613 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000614
615 WATCHDOG_RESET ();
616
wdenkc837dcb2004-01-20 23:12:12 +0000617#if defined(CONFIG_BOARD_EARLY_INIT_R)
618 board_early_init_r ();
619#endif
620
wdenkfe8c2802002-11-03 00:38:21 +0000621 gd->reloc_off = dest_addr - CFG_MONITOR_BASE;
wdenk8bde7f72003-06-27 21:31:46 +0000622
wdenk3b57fe02003-05-30 12:48:29 +0000623 monitor_flash_len = (ulong)&__init_end - dest_addr;
wdenkfe8c2802002-11-03 00:38:21 +0000624
wdenk281e00a2004-08-01 22:48:16 +0000625#ifdef CONFIG_SERIAL_MULTI
626 serial_initialize();
627#endif
628
wdenkfe8c2802002-11-03 00:38:21 +0000629 /*
630 * We have to relocate the command table manually
631 */
wdenk8bde7f72003-06-27 21:31:46 +0000632 for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) {
wdenkfe8c2802002-11-03 00:38:21 +0000633 ulong addr;
wdenkfe8c2802002-11-03 00:38:21 +0000634 addr = (ulong) (cmdtp->cmd) + gd->reloc_off;
635#if 0
636 printf ("Command \"%s\": 0x%08lx => 0x%08lx\n",
637 cmdtp->name, (ulong) (cmdtp->cmd), addr);
638#endif
639 cmdtp->cmd =
640 (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr;
641
642 addr = (ulong)(cmdtp->name) + gd->reloc_off;
643 cmdtp->name = (char *)addr;
644
645 if (cmdtp->usage) {
646 addr = (ulong)(cmdtp->usage) + gd->reloc_off;
647 cmdtp->usage = (char *)addr;
648 }
649#ifdef CFG_LONGHELP
650 if (cmdtp->help) {
651 addr = (ulong)(cmdtp->help) + gd->reloc_off;
652 cmdtp->help = (char *)addr;
653 }
654#endif
655 }
656 /* there are some other pointer constants we must deal with */
657#ifndef CFG_ENV_IS_NOWHERE
658 env_name_spec += gd->reloc_off;
659#endif
660
661 WATCHDOG_RESET ();
662
wdenk56f94be2002-11-05 16:35:14 +0000663#ifdef CONFIG_LOGBUFFER
wdenk228f29a2002-12-08 09:53:23 +0000664 logbuff_init_ptrs ();
wdenk56f94be2002-11-05 16:35:14 +0000665#endif
wdenkfe8c2802002-11-03 00:38:21 +0000666#ifdef CONFIG_POST
wdenk228f29a2002-12-08 09:53:23 +0000667 post_output_backlog ();
wdenkfe8c2802002-11-03 00:38:21 +0000668 post_reloc ();
669#endif
670
671 WATCHDOG_RESET();
672
Kumar Gala2688e2f2006-02-10 15:40:06 -0600673#if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || \
674 defined (CONFIG_FLAGADM) || defined(CONFIG_MPC83XX)
wdenkfe8c2802002-11-03 00:38:21 +0000675 icache_enable (); /* it's time to enable the instruction cache */
676#endif
677
wdenk42d1f032003-10-15 23:53:47 +0000678#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
wdenkc837dcb2004-01-20 23:12:12 +0000679 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
wdenk42d1f032003-10-15 23:53:47 +0000680#endif
681
wdenk3bac3512003-03-12 10:41:04 +0000682#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000683 /*
wdenk3bac3512003-03-12 10:41:04 +0000684 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
685 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
686 * bridge there.
wdenkfe8c2802002-11-03 00:38:21 +0000687 */
688 pci_init ();
wdenk3bac3512003-03-12 10:41:04 +0000689#endif
690#if defined(CONFIG_BAB7xx)
wdenkfe8c2802002-11-03 00:38:21 +0000691 /*
692 * Initialise the ISA bridge
693 */
694 initialise_w83c553f ();
695#endif
696
697 asm ("sync ; isync");
698
699 /*
700 * Setup trap handlers
701 */
702 trap_init (dest_addr);
703
704#if !defined(CFG_NO_FLASH)
705 puts ("FLASH: ");
706
707 if ((flash_size = flash_init ()) > 0) {
wdenk0cb61d72003-08-30 00:05:50 +0000708# ifdef CFG_FLASH_CHECKSUM
wdenkfe8c2802002-11-03 00:38:21 +0000709 print_size (flash_size, "");
710 /*
711 * Compute and print flash CRC if flashchecksum is set to 'y'
712 *
713 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
714 */
715 s = getenv ("flashchecksum");
716 if (s && (*s == 'y')) {
717 printf (" CRC: %08lX",
wdenk7e780362004-04-08 22:31:29 +0000718 crc32 (0, (const unsigned char *) CFG_FLASH_BASE, flash_size)
719 );
wdenkfe8c2802002-11-03 00:38:21 +0000720 }
721 putc ('\n');
wdenk0cb61d72003-08-30 00:05:50 +0000722# else /* !CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000723 print_size (flash_size, "\n");
wdenk0cb61d72003-08-30 00:05:50 +0000724# endif /* CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000725 } else {
726 puts (failed);
727 hang ();
728 }
729
730 bd->bi_flashstart = CFG_FLASH_BASE; /* update start of FLASH memory */
731 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
wdenk7e780362004-04-08 22:31:29 +0000732# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU)
733 /* flash mapped at end of memory map */
734 bd->bi_flashoffset = TEXT_BASE + flash_size;
wdenk0cb61d72003-08-30 00:05:50 +0000735# elif CFG_MONITOR_BASE == CFG_FLASH_BASE
wdenk3b57fe02003-05-30 12:48:29 +0000736 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
wdenk0cb61d72003-08-30 00:05:50 +0000737# else
wdenkfe8c2802002-11-03 00:38:21 +0000738 bd->bi_flashoffset = 0;
wdenk0cb61d72003-08-30 00:05:50 +0000739# endif
740#else /* CFG_NO_FLASH */
wdenkfe8c2802002-11-03 00:38:21 +0000741
742 bd->bi_flashsize = 0;
743 bd->bi_flashstart = 0;
744 bd->bi_flashoffset = 0;
745#endif /* !CFG_NO_FLASH */
746
747 WATCHDOG_RESET ();
748
749 /* initialize higher level parts of CPU like time base and timers */
750 cpu_init_r ();
751
752 WATCHDOG_RESET ();
753
754 /* initialize malloc() area */
755 mem_malloc_init ();
756 malloc_bin_reloc ();
757
758#ifdef CONFIG_SPI
759# if !defined(CFG_ENV_IS_IN_EEPROM)
760 spi_init_f ();
761# endif
762 spi_init_r ();
763#endif
764
765 /* relocate environment function pointers etc. */
766 env_relocate ();
767
768 /*
769 * Fill in missing fields of bd_info.
wdenk8bde7f72003-06-27 21:31:46 +0000770 * We do this here, where we have "normal" access to the
771 * environment; we used to do this still running from ROM,
772 * where had to use getenv_r(), which can be pretty slow when
773 * the environment is in EEPROM.
wdenkfe8c2802002-11-03 00:38:21 +0000774 */
wdenk7abf0c52004-04-18 21:45:42 +0000775
776#if defined(CFG_EXTBDINFO)
777#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
778#if defined(CONFIG_I2CFAST)
779 /*
780 * set bi_iic_fast for linux taking environment variable
781 * "i2cfast" into account
782 */
783 {
784 char *s = getenv ("i2cfast");
785 if (s && ((*s == 'y') || (*s == 'Y'))) {
786 bd->bi_iic_fast[0] = 1;
787 bd->bi_iic_fast[1] = 1;
788 } else {
789 bd->bi_iic_fast[0] = 0;
790 bd->bi_iic_fast[1] = 0;
791 }
792 }
793#else
794 bd->bi_iic_fast[0] = 0;
795 bd->bi_iic_fast[1] = 0;
796#endif /* CONFIG_I2CFAST */
797#endif /* CONFIG_405GP, CONFIG_405EP */
798#endif /* CFG_EXTBDINFO */
799
wdenkfe8c2802002-11-03 00:38:21 +0000800 s = getenv ("ethaddr");
801#if defined (CONFIG_MBX) || defined (CONFIG_RPXCLASSIC) || defined(CONFIG_IAD210)
802 if (s == NULL)
803 board_get_enetaddr (bd->bi_enetaddr);
804 else
805#endif
806 for (i = 0; i < 6; ++i) {
807 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
808 if (s)
809 s = (*e) ? e + 1 : e;
810 }
811#ifdef CONFIG_HERMES
812 if ((gd->board_type >> 16) == 2)
813 bd->bi_ethspeed = gd->board_type & 0xFFFF;
814 else
815 bd->bi_ethspeed = 0xFFFF;
816#endif
817
818#ifdef CONFIG_NX823
819 load_sernum_ethaddr ();
820#endif
821
wdenke2ffd592004-12-31 09:32:47 +0000822#ifdef CONFIG_HAS_ETH1
wdenkfe8c2802002-11-03 00:38:21 +0000823 /* handle the 2nd ethernet address */
824
825 s = getenv ("eth1addr");
826
827 for (i = 0; i < 6; ++i) {
828 bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
829 if (s)
830 s = (*e) ? e + 1 : e;
831 }
832#endif
wdenke2ffd592004-12-31 09:32:47 +0000833#ifdef CONFIG_HAS_ETH2
wdenkfe8c2802002-11-03 00:38:21 +0000834 /* handle the 3rd ethernet address */
835
836 s = getenv ("eth2addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200837#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000838 if (s == NULL)
839 board_get_enetaddr(bd->bi_enet2addr);
840 else
841#endif
wdenkfe8c2802002-11-03 00:38:21 +0000842 for (i = 0; i < 6; ++i) {
843 bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
844 if (s)
845 s = (*e) ? e + 1 : e;
846 }
847#endif
848
wdenke2ffd592004-12-31 09:32:47 +0000849#ifdef CONFIG_HAS_ETH3
wdenkba56f622004-02-06 23:19:44 +0000850 /* handle 4th ethernet address */
851 s = getenv("eth3addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200852#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000853 if (s == NULL)
854 board_get_enetaddr(bd->bi_enet3addr);
855 else
856#endif
857 for (i = 0; i < 6; ++i) {
858 bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
859 if (s)
860 s = (*e) ? e + 1 : e;
861 }
862#endif
wdenkfe8c2802002-11-03 00:38:21 +0000863
864#if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \
wdenk02b11f82004-05-12 22:54:36 +0000865 defined(CONFIG_CCM) || defined(CONFIG_KUP4K) || defined(CONFIG_KUP4X)
wdenkfe8c2802002-11-03 00:38:21 +0000866 load_sernum_ethaddr ();
867#endif
868 /* IP Address */
869 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
870
871 WATCHDOG_RESET ();
872
wdenk979bdbc2004-06-01 21:08:17 +0000873#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000874 /*
875 * Do pci configuration
876 */
877 pci_init ();
878#endif
879
880/** leave this here (after malloc(), environment and PCI are working) **/
881 /* Initialize devices */
882 devices_init ();
883
wdenk27b207f2003-07-24 23:38:38 +0000884 /* Initialize the jump table for applications */
885 jumptable_init ();
wdenkfe8c2802002-11-03 00:38:21 +0000886
887 /* Initialize the console (after the relocation and devices init) */
888 console_init_r ();
wdenkfe8c2802002-11-03 00:38:21 +0000889
890#if defined(CONFIG_CCM) || \
891 defined(CONFIG_COGENT) || \
892 defined(CONFIG_CPCI405) || \
893 defined(CONFIG_EVB64260) || \
wdenk56f94be2002-11-05 16:35:14 +0000894 defined(CONFIG_KUP4K) || \
wdenk0608e042004-03-25 19:29:38 +0000895 defined(CONFIG_KUP4X) || \
wdenkfe8c2802002-11-03 00:38:21 +0000896 defined(CONFIG_LWMON) || \
897 defined(CONFIG_PCU_E) || \
898 defined(CONFIG_W7O) || \
899 defined(CONFIG_MISC_INIT_R)
900 /* miscellaneous platform dependent initialisations */
901 misc_init_r ();
902#endif
903
904#ifdef CONFIG_HERMES
905 if (bd->bi_ethspeed != 0xFFFF)
906 hermes_start_lxt980 ((int) bd->bi_ethspeed);
907#endif
908
wdenkfe8c2802002-11-03 00:38:21 +0000909#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
910 WATCHDOG_RESET ();
911 puts ("KGDB: ");
912 kgdb_init ();
913#endif
914
wdenk9d2b18a2003-06-28 23:11:04 +0000915 debug ("U-Boot relocated to %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000916
917 /*
918 * Enable Interrupts
919 */
920 interrupt_init ();
921
922 /* Must happen after interrupts are initialized since
923 * an irq handler gets installed
924 */
wdenk42dfe7a2004-03-14 22:25:36 +0000925#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
wdenkfe8c2802002-11-03 00:38:21 +0000926 serial_buffered_init();
927#endif
928
929#ifdef CONFIG_STATUS_LED
930 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
931#endif
932
933 udelay (20);
934
935 set_timer (0);
936
wdenkfe8c2802002-11-03 00:38:21 +0000937 /* Initialize from environment */
938 if ((s = getenv ("loadaddr")) != NULL) {
939 load_addr = simple_strtoul (s, NULL, 16);
940 }
941#if (CONFIG_COMMANDS & CFG_CMD_NET)
942 if ((s = getenv ("bootfile")) != NULL) {
943 copy_filename (BootFile, s, sizeof (BootFile));
944 }
945#endif /* CFG_CMD_NET */
946
947 WATCHDOG_RESET ();
948
949#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
950 WATCHDOG_RESET ();
951 puts ("SCSI: ");
952 scsi_init ();
953#endif
954
955#if (CONFIG_COMMANDS & CFG_CMD_DOC)
956 WATCHDOG_RESET ();
957 puts ("DOC: ");
958 doc_init ();
959#endif
960
stroesebedc4972003-05-23 11:16:49 +0000961#if (CONFIG_COMMANDS & CFG_CMD_NAND)
962 WATCHDOG_RESET ();
stroeseb7eaad82004-12-16 17:53:17 +0000963 puts ("NAND: ");
stroesebedc4972003-05-23 11:16:49 +0000964 nand_init(); /* go init the NAND */
965#endif
966
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200967#if (CONFIG_COMMANDS & CFG_CMD_NET)
968#if defined(CONFIG_NET_MULTI)
wdenkfe8c2802002-11-03 00:38:21 +0000969 WATCHDOG_RESET ();
970 puts ("Net: ");
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200971#endif
wdenkfe8c2802002-11-03 00:38:21 +0000972 eth_initialize (bd);
973#endif
974
Marian Balakowicz63ff0042005-10-28 22:30:33 +0200975#if (CONFIG_COMMANDS & CFG_CMD_NET) && ( \
976 defined(CONFIG_CCM) || \
977 defined(CONFIG_ELPT860) || \
978 defined(CONFIG_EP8260) || \
979 defined(CONFIG_IP860) || \
980 defined(CONFIG_IVML24) || \
981 defined(CONFIG_IVMS8) || \
982 defined(CONFIG_MPC8260ADS) || \
983 defined(CONFIG_MPC8266ADS) || \
984 defined(CONFIG_MPC8560ADS) || \
985 defined(CONFIG_PCU_E) || \
986 defined(CONFIG_RPXSUPER) || \
987 defined(CONFIG_STXGP3) || \
988 defined(CONFIG_SPD823TS) || \
989 defined(CONFIG_RESET_PHY_R) )
990
991 WATCHDOG_RESET ();
992 debug ("Reset Ethernet PHY\n");
993 reset_phy ();
994#endif
995
wdenkfe8c2802002-11-03 00:38:21 +0000996#ifdef CONFIG_POST
wdenk6dff5522003-07-15 07:45:49 +0000997 post_run (NULL, POST_RAM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000998#endif
999
1000#if (CONFIG_COMMANDS & CFG_CMD_PCMCIA) && !(CONFIG_COMMANDS & CFG_CMD_IDE)
1001 WATCHDOG_RESET ();
1002 puts ("PCMCIA:");
1003 pcmcia_init ();
1004#endif
1005
1006#if (CONFIG_COMMANDS & CFG_CMD_IDE)
1007 WATCHDOG_RESET ();
1008# ifdef CONFIG_IDE_8xx_PCCARD
1009 puts ("PCMCIA:");
1010# else
1011 puts ("IDE: ");
1012#endif
1013 ide_init ();
1014#endif /* CFG_CMD_IDE */
1015
1016#ifdef CONFIG_LAST_STAGE_INIT
1017 WATCHDOG_RESET ();
1018 /*
1019 * Some parts can be only initialized if all others (like
1020 * Interrupts) are up and running (i.e. the PC-style ISA
1021 * keyboard).
1022 */
1023 last_stage_init ();
1024#endif
1025
1026#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
1027 WATCHDOG_RESET ();
1028 bedbug_init ();
1029#endif
1030
wdenk228f29a2002-12-08 09:53:23 +00001031#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
wdenkfe8c2802002-11-03 00:38:21 +00001032 /*
1033 * Export available size of memory for Linux,
1034 * taking into account the protected RAM at top of memory
1035 */
1036 {
1037 ulong pram;
wdenkfe8c2802002-11-03 00:38:21 +00001038 uchar memsz[32];
wdenk228f29a2002-12-08 09:53:23 +00001039#ifdef CONFIG_PRAM
1040 char *s;
wdenkfe8c2802002-11-03 00:38:21 +00001041
1042 if ((s = getenv ("pram")) != NULL) {
1043 pram = simple_strtoul (s, NULL, 10);
1044 } else {
1045 pram = CONFIG_PRAM;
1046 }
wdenk228f29a2002-12-08 09:53:23 +00001047#else
1048 pram=0;
1049#endif
1050#ifdef CONFIG_LOGBUFFER
1051 /* Also take the logbuffer into account (pram is in kB) */
1052 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
1053#endif
Wolfgang Denk77ddac92005-10-13 16:45:02 +02001054 sprintf ((char *)memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
1055 setenv ("mem", (char *)memsz);
wdenkfe8c2802002-11-03 00:38:21 +00001056 }
1057#endif
1058
wdenk1c437712004-01-16 00:30:56 +00001059#ifdef CONFIG_PS2KBD
1060 puts ("PS/2: ");
1061 kbd_init();
1062#endif
1063
wdenk4532cb62003-04-27 22:52:51 +00001064#ifdef CONFIG_MODEM_SUPPORT
1065 {
1066 extern int do_mdm_init;
1067 do_mdm_init = gd->do_mdm_init;
1068 }
1069#endif
1070
wdenkfe8c2802002-11-03 00:38:21 +00001071 /* Initialization complete - start the monitor */
1072
1073 /* main_loop() can return to retry autoboot, if so just run it again. */
1074 for (;;) {
1075 WATCHDOG_RESET ();
1076 main_loop ();
1077 }
1078
1079 /* NOTREACHED - no way out of command loop except booting */
1080}
1081
1082void hang (void)
1083{
1084 puts ("### ERROR ### Please RESET the board ###\n");
wdenk63e73c92004-02-23 22:22:28 +00001085#ifdef CONFIG_SHOW_BOOT_PROGRESS
1086 show_boot_progress(-30);
1087#endif
wdenkfe8c2802002-11-03 00:38:21 +00001088 for (;;);
1089}
1090
wdenk4532cb62003-04-27 22:52:51 +00001091#ifdef CONFIG_MODEM_SUPPORT
1092/* called from main loop (common/main.c) */
Wolfgang Denk77ddac92005-10-13 16:45:02 +02001093/* 'inline' - We have to do it fast */
1094static inline void mdm_readline(char *buf, int bufsiz)
1095{
1096 char c;
1097 char *p;
1098 int n;
1099
1100 n = 0;
1101 p = buf;
1102 for(;;) {
1103 c = serial_getc();
1104
1105 /* dbg("(%c)", c); */
1106
1107 switch(c) {
1108 case '\r':
1109 break;
1110 case '\n':
1111 *p = '\0';
1112 return;
1113
1114 default:
1115 if(n++ > bufsiz) {
1116 *p = '\0';
1117 return; /* sanity check */
1118 }
1119 *p = c;
1120 p++;
1121 break;
1122 }
1123 }
1124}
1125
wdenk4532cb62003-04-27 22:52:51 +00001126extern void dbg(const char *fmt, ...);
1127int mdm_init (void)
1128{
1129 char env_str[16];
1130 char *init_str;
1131 int i;
1132 extern char console_buffer[];
wdenk4532cb62003-04-27 22:52:51 +00001133 extern void enable_putc(void);
1134 extern int hwflow_onoff(int);
1135
1136 enable_putc(); /* enable serial_putc() */
1137
1138#ifdef CONFIG_HWFLOW
1139 init_str = getenv("mdm_flow_control");
1140 if (init_str && (strcmp(init_str, "rts/cts") == 0))
1141 hwflow_onoff (1);
1142 else
1143 hwflow_onoff(-1);
1144#endif
1145
1146 for (i = 1;;i++) {
1147 sprintf(env_str, "mdm_init%d", i);
1148 if ((init_str = getenv(env_str)) != NULL) {
1149 serial_puts(init_str);
1150 serial_puts("\n");
1151 for(;;) {
1152 mdm_readline(console_buffer, CFG_CBSIZE);
1153 dbg("ini%d: [%s]", i, console_buffer);
1154
1155 if ((strcmp(console_buffer, "OK") == 0) ||
1156 (strcmp(console_buffer, "ERROR") == 0)) {
1157 dbg("ini%d: cmd done", i);
1158 break;
1159 } else /* in case we are originating call ... */
1160 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1161 dbg("ini%d: connect", i);
1162 return 0;
1163 }
1164 }
1165 } else
1166 break; /* no init string - stop modem init */
1167
1168 udelay(100000);
1169 }
1170
1171 udelay(100000);
1172
1173 /* final stage - wait for connect */
1174 for(;i > 1;) { /* if 'i' > 1 - wait for connection
1175 message from modem */
1176 mdm_readline(console_buffer, CFG_CBSIZE);
1177 dbg("ini_f: [%s]", console_buffer);
1178 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1179 dbg("ini_f: connected");
1180 return 0;
1181 }
1182 }
1183
1184 return 0;
1185}
1186
wdenk4532cb62003-04-27 22:52:51 +00001187#endif
1188
wdenkfe8c2802002-11-03 00:38:21 +00001189#if 0 /* We could use plain global data, but the resulting code is bigger */
1190/*
1191 * Pointer to initial global data area
1192 *
1193 * Here we initialize it.
1194 */
1195#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1196#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
1197DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
1198#endif /* 0 */
1199
1200/************************************************************************/