blob: 04aa8f9b4d2eeae40de7587b20723c80a5ca4041 [file] [log] [blame]
wdenkfe8c2802002-11-03 00:38:21 +00001/*
wdenkd4ca31c2004-01-02 14:00:00 +00002 * (C) Copyright 2000-2004
wdenkfe8c2802002-11-03 00:38:21 +00003 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
25#include <watchdog.h>
26#include <command.h>
27#include <malloc.h>
28#include <devices.h>
wdenkfe8c2802002-11-03 00:38:21 +000029#ifdef CONFIG_8xx
30#include <mpc8xx.h>
31#endif
wdenk0db5bca2003-03-31 17:27:09 +000032#ifdef CONFIG_5xx
33#include <mpc5xx.h>
34#endif
wdenkcbd8a352004-02-24 02:00:03 +000035#ifdef CONFIG_MPC5xxx
wdenk945af8d2003-07-16 21:53:01 +000036#include <mpc5xxx.h>
37#endif
wdenkfe8c2802002-11-03 00:38:21 +000038#if (CONFIG_COMMANDS & CFG_CMD_IDE)
39#include <ide.h>
40#endif
41#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
42#include <scsi.h>
43#endif
44#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
45#include <kgdb.h>
46#endif
47#ifdef CONFIG_STATUS_LED
48#include <status_led.h>
49#endif
50#include <net.h>
wdenk281e00a2004-08-01 22:48:16 +000051#include <serial.h>
wdenkfe8c2802002-11-03 00:38:21 +000052#ifdef CFG_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -050053#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +000054#include <commproc.h>
55#endif
wdenk7aa78612003-05-03 15:50:43 +000056#endif
wdenkfe8c2802002-11-03 00:38:21 +000057#include <version.h>
58#if defined(CONFIG_BAB7xx)
59#include <w83c553f.h>
60#endif
61#include <dtt.h>
62#if defined(CONFIG_POST)
63#include <post.h>
64#endif
wdenk56f94be2002-11-05 16:35:14 +000065#if defined(CONFIG_LOGBUFFER)
66#include <logbuff.h>
67#endif
wdenk42d1f032003-10-15 23:53:47 +000068#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
69#include <asm/cache.h>
70#endif
wdenk1c437712004-01-16 00:30:56 +000071#ifdef CONFIG_PS2KBD
72#include <keyboard.h>
73#endif
wdenkfe8c2802002-11-03 00:38:21 +000074
75#if (CONFIG_COMMANDS & CFG_CMD_DOC)
76void doc_init (void);
77#endif
78#if defined(CONFIG_HARD_I2C) || \
79 defined(CONFIG_SOFT_I2C)
80#include <i2c.h>
81#endif
stroesebedc4972003-05-23 11:16:49 +000082#if (CONFIG_COMMANDS & CFG_CMD_NAND)
83void nand_init (void);
84#endif
wdenkfe8c2802002-11-03 00:38:21 +000085
86static char *failed = "*** failed ***\n";
87
wdenk17d704e2004-04-10 20:43:50 +000088#if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU)
wdenkfe8c2802002-11-03 00:38:21 +000089extern flash_info_t flash_info[];
wdenk17d704e2004-04-10 20:43:50 +000090#endif
wdenkfe8c2802002-11-03 00:38:21 +000091
92#include <environment.h>
93
wdenk7e780362004-04-08 22:31:29 +000094#if defined(CFG_ENV_IS_EMBEDDED)
95#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
96#elif ( ((CFG_ENV_ADDR+CFG_ENV_SIZE) < CFG_MONITOR_BASE) || \
wdenk04a85b32004-04-15 18:22:41 +000097 (CFG_ENV_ADDR >= (CFG_MONITOR_BASE + CFG_MONITOR_LEN)) ) || \
wdenk7e780362004-04-08 22:31:29 +000098 defined(CFG_ENV_IS_IN_NVRAM)
wdenkfe8c2802002-11-03 00:38:21 +000099#define TOTAL_MALLOC_LEN (CFG_MALLOC_LEN + CFG_ENV_SIZE)
100#else
101#define TOTAL_MALLOC_LEN CFG_MALLOC_LEN
102#endif
103
wdenk3b57fe02003-05-30 12:48:29 +0000104extern ulong __init_end;
105extern ulong _end;
wdenk3b57fe02003-05-30 12:48:29 +0000106ulong monitor_flash_len;
107
wdenk8bde7f72003-06-27 21:31:46 +0000108#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
109#include <bedbug/type.h>
110#endif
111
wdenkfe8c2802002-11-03 00:38:21 +0000112/*
113 * Begin and End of memory area for malloc(), and current "brk"
114 */
115static ulong mem_malloc_start = 0;
116static ulong mem_malloc_end = 0;
117static ulong mem_malloc_brk = 0;
118
119/************************************************************************
120 * Utilities *
121 ************************************************************************
122 */
123
124/*
125 * The Malloc area is immediately below the monitor copy in DRAM
126 */
127static void mem_malloc_init (void)
128{
129 DECLARE_GLOBAL_DATA_PTR;
130
131 ulong dest_addr = CFG_MONITOR_BASE + gd->reloc_off;
132
133 mem_malloc_end = dest_addr;
134 mem_malloc_start = dest_addr - TOTAL_MALLOC_LEN;
135 mem_malloc_brk = mem_malloc_start;
136
137 memset ((void *) mem_malloc_start,
138 0,
139 mem_malloc_end - mem_malloc_start);
140}
141
142void *sbrk (ptrdiff_t increment)
143{
144 ulong old = mem_malloc_brk;
145 ulong new = old + increment;
146
147 if ((new < mem_malloc_start) || (new > mem_malloc_end)) {
148 return (NULL);
149 }
150 mem_malloc_brk = new;
151 return ((void *) old);
152}
153
154char *strmhz (char *buf, long hz)
155{
156 long l, n;
157 long m;
158
159 n = hz / 1000000L;
160 l = sprintf (buf, "%ld", n);
161 m = (hz % 1000000L) / 1000L;
162 if (m != 0)
163 sprintf (buf + l, ".%03ld", m);
164 return (buf);
165}
166
wdenkfe8c2802002-11-03 00:38:21 +0000167/*
168 * All attempts to come up with a "common" initialization sequence
169 * that works for all boards and architectures failed: some of the
170 * requirements are just _too_ different. To get rid of the resulting
171 * mess of board dependend #ifdef'ed code we now make the whole
172 * initialization sequence configurable to the user.
173 *
174 * The requirements for any new initalization function is simple: it
175 * receives a pointer to the "global data" structure as it's only
176 * argument, and returns an integer return code, where 0 means
177 * "continue" and != 0 means "fatal error, hang the system".
178 */
179typedef int (init_fnc_t) (void);
180
181/************************************************************************
182 * Init Utilities *
183 ************************************************************************
184 * Some of this code should be moved into the core functions,
185 * but let's get it working (again) first...
186 */
187
188static int init_baudrate (void)
189{
190 DECLARE_GLOBAL_DATA_PTR;
191
192 uchar tmp[64]; /* long enough for environment variables */
193 int i = getenv_r ("baudrate", tmp, sizeof (tmp));
194
195 gd->baudrate = (i > 0)
196 ? (int) simple_strtoul (tmp, NULL, 10)
197 : CONFIG_BAUDRATE;
wdenkfe8c2802002-11-03 00:38:21 +0000198 return (0);
199}
200
201/***********************************************************************/
202
203static int init_func_ram (void)
204{
205 DECLARE_GLOBAL_DATA_PTR;
206
207#ifdef CONFIG_BOARD_TYPES
208 int board_type = gd->board_type;
209#else
210 int board_type = 0; /* use dummy arg */
211#endif
212 puts ("DRAM: ");
213
214 if ((gd->ram_size = initdram (board_type)) > 0) {
215 print_size (gd->ram_size, "\n");
216 return (0);
217 }
218 puts (failed);
219 return (1);
220}
221
222/***********************************************************************/
223
224#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
225static int init_func_i2c (void)
226{
227 puts ("I2C: ");
228 i2c_init (CFG_I2C_SPEED, CFG_I2C_SLAVE);
229 puts ("ready\n");
230 return (0);
231}
232#endif
233
234/***********************************************************************/
235
236#if defined(CONFIG_WATCHDOG)
237static int init_func_watchdog_init (void)
238{
239 puts (" Watchdog enabled\n");
240 WATCHDOG_RESET ();
241 return (0);
242}
243# define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init,
244
245static int init_func_watchdog_reset (void)
246{
247 WATCHDOG_RESET ();
248 return (0);
249}
250# define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset,
251#else
252# define INIT_FUNC_WATCHDOG_INIT /* undef */
253# define INIT_FUNC_WATCHDOG_RESET /* undef */
254#endif /* CONFIG_WATCHDOG */
255
256/************************************************************************
257 * Initialization sequence *
258 ************************************************************************
259 */
260
261init_fnc_t *init_sequence[] = {
262
wdenkc837dcb2004-01-20 23:12:12 +0000263#if defined(CONFIG_BOARD_EARLY_INIT_F)
264 board_early_init_f,
wdenkfe8c2802002-11-03 00:38:21 +0000265#endif
wdenkc178d3d2004-01-24 20:25:54 +0000266
wdenk66ca92a2004-09-28 17:59:53 +0000267#if !defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkfe8c2802002-11-03 00:38:21 +0000268 get_clocks, /* get CPU and bus clocks (etc.) */
wdenke9132ea2004-04-24 23:23:30 +0000269#if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M)
270 adjust_sdram_tbs_8xx,
271#endif
wdenkfe8c2802002-11-03 00:38:21 +0000272 init_timebase,
wdenkc178d3d2004-01-24 20:25:54 +0000273#endif
wdenkfe8c2802002-11-03 00:38:21 +0000274#ifdef CFG_ALLOC_DPRAM
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500275#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000276 dpram_init,
277#endif
wdenk7aa78612003-05-03 15:50:43 +0000278#endif
wdenkfe8c2802002-11-03 00:38:21 +0000279#if defined(CONFIG_BOARD_POSTCLK_INIT)
280 board_postclk_init,
281#endif
282 env_init,
wdenk66ca92a2004-09-28 17:59:53 +0000283#if defined(CONFIG_8xx_CPUCLK_DEFAULT)
wdenkc178d3d2004-01-24 20:25:54 +0000284 get_clocks_866, /* get CPU and bus clocks according to the environment variable */
285 sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */
286 init_timebase,
287#endif
wdenkfe8c2802002-11-03 00:38:21 +0000288 init_baudrate,
289 serial_init,
290 console_init_f,
291 display_options,
292#if defined(CONFIG_8260)
293 prt_8260_rsr,
294 prt_8260_clks,
295#endif /* CONFIG_8260 */
Eran Libertyf046ccd2005-07-28 10:08:46 -0500296
297#if defined(CONFIG_MPC83XX)
298 print_clock_conf,
299#endif
300
wdenkfe8c2802002-11-03 00:38:21 +0000301 checkcpu,
wdenkcbd8a352004-02-24 02:00:03 +0000302#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000303 prt_mpc5xxx_clks,
wdenkcbd8a352004-02-24 02:00:03 +0000304#endif /* CONFIG_MPC5xxx */
wdenk983fda82004-10-28 00:09:35 +0000305#if defined(CONFIG_MPC8220)
306 prt_mpc8220_clks,
307#endif
wdenkfe8c2802002-11-03 00:38:21 +0000308 checkboard,
309 INIT_FUNC_WATCHDOG_INIT
wdenkc837dcb2004-01-20 23:12:12 +0000310#if defined(CONFIG_MISC_INIT_F)
wdenkfe8c2802002-11-03 00:38:21 +0000311 misc_init_f,
312#endif
313 INIT_FUNC_WATCHDOG_RESET
314#if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C)
315 init_func_i2c,
316#endif
317#if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */
318 dtt_init,
319#endif
wdenk4532cb62003-04-27 22:52:51 +0000320#ifdef CONFIG_POST
321 post_init_f,
322#endif
wdenkfe8c2802002-11-03 00:38:21 +0000323 INIT_FUNC_WATCHDOG_RESET
324 init_func_ram,
325#if defined(CFG_DRAM_TEST)
326 testdram,
327#endif /* CFG_DRAM_TEST */
328 INIT_FUNC_WATCHDOG_RESET
329
330 NULL, /* Terminate this list */
331};
332
333/************************************************************************
334 *
335 * This is the first part of the initialization sequence that is
336 * implemented in C, but still running from ROM.
337 *
338 * The main purpose is to provide a (serial) console interface as
339 * soon as possible (so we can see any error messages), and to
340 * initialize the RAM so that we can relocate the monitor code to
341 * RAM.
342 *
343 * Be aware of the restrictions: global data is read-only, BSS is not
344 * initialized, and stack space is limited to a few kB.
345 *
346 ************************************************************************
347 */
348
349void board_init_f (ulong bootflag)
350{
351 DECLARE_GLOBAL_DATA_PTR;
352
353 bd_t *bd;
354 ulong len, addr, addr_sp;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200355 ulong *s;
wdenkfe8c2802002-11-03 00:38:21 +0000356 gd_t *id;
357 init_fnc_t **init_fnc_ptr;
358#ifdef CONFIG_PRAM
359 int i;
360 ulong reg;
361 uchar tmp[64]; /* long enough for environment variables */
362#endif
363
364 /* Pointer is writable since we allocated a register for it */
365 gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
wdenk93f6a672004-07-01 20:28:03 +0000366 /* compiler optimization barrier needed for GCC >= 3.4 */
367 __asm__ __volatile__("": : :"memory");
wdenkfe8c2802002-11-03 00:38:21 +0000368
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500369#if !defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000370 /* Clear initial global data */
371 memset ((void *) gd, 0, sizeof (gd_t));
372#endif
373
374 for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
375 if ((*init_fnc_ptr) () != 0) {
376 hang ();
377 }
378 }
379
380 /*
381 * Now that we have DRAM mapped and working, we can
382 * relocate the code and continue running from DRAM.
383 *
384 * Reserve memory at end of RAM for (top down in that order):
wdenk8bde7f72003-06-27 21:31:46 +0000385 * - kernel log buffer
wdenkfe8c2802002-11-03 00:38:21 +0000386 * - protected RAM
387 * - LCD framebuffer
388 * - monitor code
389 * - board info struct
390 */
wdenk3b57fe02003-05-30 12:48:29 +0000391 len = (ulong)&_end - CFG_MONITOR_BASE;
wdenkfe8c2802002-11-03 00:38:21 +0000392
393#ifndef CONFIG_VERY_BIG_RAM
394 addr = CFG_SDRAM_BASE + gd->ram_size;
395#else
396 /* only allow stack below 256M */
397 addr = CFG_SDRAM_BASE +
398 (gd->ram_size > 256 << 20) ? 256 << 20 : gd->ram_size;
399#endif
400
wdenk228f29a2002-12-08 09:53:23 +0000401#ifdef CONFIG_LOGBUFFER
402 /* reserve kernel log buffer */
403 addr -= (LOGBUFF_RESERVE);
wdenk9d2b18a2003-06-28 23:11:04 +0000404 debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr);
wdenk228f29a2002-12-08 09:53:23 +0000405#endif
406
wdenkfe8c2802002-11-03 00:38:21 +0000407#ifdef CONFIG_PRAM
408 /*
409 * reserve protected RAM
410 */
411 i = getenv_r ("pram", tmp, sizeof (tmp));
412 reg = (i > 0) ? simple_strtoul (tmp, NULL, 10) : CONFIG_PRAM;
413 addr -= (reg << 10); /* size is in kB */
wdenk9d2b18a2003-06-28 23:11:04 +0000414 debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000415#endif /* CONFIG_PRAM */
416
417 /* round down to next 4 kB limit */
418 addr &= ~(4096 - 1);
wdenk9d2b18a2003-06-28 23:11:04 +0000419 debug ("Top of RAM usable for U-Boot at: %08lx\n", addr);
wdenkfe8c2802002-11-03 00:38:21 +0000420
421#ifdef CONFIG_LCD
422 /* reserve memory for LCD display (always full pages) */
423 addr = lcd_setmem (addr);
424 gd->fb_base = addr;
425#endif /* CONFIG_LCD */
426
427#if defined(CONFIG_VIDEO) && defined(CONFIG_8xx)
428 /* reserve memory for video display (always full pages) */
429 addr = video_setmem (addr);
430 gd->fb_base = addr;
431#endif /* CONFIG_VIDEO */
432
433 /*
434 * reserve memory for U-Boot code, data & bss
wdenk682011f2003-06-03 23:54:09 +0000435 * round down to next 4 kB limit
wdenkfe8c2802002-11-03 00:38:21 +0000436 */
437 addr -= len;
wdenk682011f2003-06-03 23:54:09 +0000438 addr &= ~(4096 - 1);
wdenkfe8c2802002-11-03 00:38:21 +0000439
wdenk9d2b18a2003-06-28 23:11:04 +0000440 debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr);
wdenkfe8c2802002-11-03 00:38:21 +0000441
wdenkc7de8292002-11-19 11:04:11 +0000442#ifdef CONFIG_AMIGAONEG3SE
443 gd->relocaddr = addr;
444#endif
445
wdenkfe8c2802002-11-03 00:38:21 +0000446 /*
447 * reserve memory for malloc() arena
448 */
449 addr_sp = addr - TOTAL_MALLOC_LEN;
wdenk9d2b18a2003-06-28 23:11:04 +0000450 debug ("Reserving %dk for malloc() at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000451 TOTAL_MALLOC_LEN >> 10, addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000452
453 /*
454 * (permanently) allocate a Board Info struct
455 * and a permanent copy of the "global" data
456 */
457 addr_sp -= sizeof (bd_t);
458 bd = (bd_t *) addr_sp;
459 gd->bd = bd;
wdenk9d2b18a2003-06-28 23:11:04 +0000460 debug ("Reserving %d Bytes for Board Info at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000461 sizeof (bd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000462 addr_sp -= sizeof (gd_t);
463 id = (gd_t *) addr_sp;
wdenk9d2b18a2003-06-28 23:11:04 +0000464 debug ("Reserving %d Bytes for Global Data at: %08lx\n",
wdenkfe8c2802002-11-03 00:38:21 +0000465 sizeof (gd_t), addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000466
467 /*
468 * Finally, we set up a new (bigger) stack.
469 *
470 * Leave some safety gap for SP, force alignment on 16 byte boundary
471 * Clear initial stack frame
472 */
473 addr_sp -= 16;
474 addr_sp &= ~0xF;
Wolfgang Denk7bc5ee02005-08-26 01:36:03 +0200475 s = (ulong *)addr_sp;
476 *s-- = 0;
477 *s-- = 0;
478 addr_sp = (ulong)s;
wdenk9d2b18a2003-06-28 23:11:04 +0000479 debug ("Stack Pointer at: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000480
481 /*
482 * Save local variables to board info struct
483 */
484
wdenkc837dcb2004-01-20 23:12:12 +0000485 bd->bi_memstart = CFG_SDRAM_BASE; /* start of DRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000486 bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */
487
488#ifdef CONFIG_IP860
wdenkc837dcb2004-01-20 23:12:12 +0000489 bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */
490 bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */
wdenk983fda82004-10-28 00:09:35 +0000491#elif defined CONFIG_MPC8220
492 bd->bi_sramstart = CFG_SRAM_BASE; /* start of SRAM memory */
493 bd->bi_sramsize = CFG_SRAM_SIZE; /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000494#else
wdenkc837dcb2004-01-20 23:12:12 +0000495 bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */
496 bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */
wdenkfe8c2802002-11-03 00:38:21 +0000497#endif
498
wdenk42d1f032003-10-15 23:53:47 +0000499#if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \
500 defined(CONFIG_E500)
wdenkfe8c2802002-11-03 00:38:21 +0000501 bd->bi_immr_base = CFG_IMMR; /* base of IMMR register */
502#endif
wdenkcbd8a352004-02-24 02:00:03 +0000503#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000504 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
505#endif
Eran Libertyf046ccd2005-07-28 10:08:46 -0500506#if defined(CONFIG_MPC83XX)
507 bd->bi_immrbar = CFG_IMMRBAR;
508#endif
wdenk983fda82004-10-28 00:09:35 +0000509#if defined(CONFIG_MPC8220)
510 bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */
511 bd->bi_inpfreq = gd->inp_clk;
512 bd->bi_pcifreq = gd->pci_clk;
513 bd->bi_vcofreq = gd->vco_clk;
514 bd->bi_pevfreq = gd->pev_clk;
515 bd->bi_flbfreq = gd->flb_clk;
516
517 /* store bootparam to sram (backward compatible), here? */
518 {
wdenk9d5028c2004-11-21 00:06:33 +0000519 u32 *sram = (u32 *)CFG_SRAM_BASE;
520 *sram++ = gd->ram_size;
521 *sram++ = gd->bus_clk;
522 *sram++ = gd->inp_clk;
523 *sram++ = gd->cpu_clk;
524 *sram++ = gd->vco_clk;
525 *sram++ = gd->flb_clk;
526 *sram++ = 0xb8c3ba11; /* boot signature */
wdenk983fda82004-10-28 00:09:35 +0000527 }
528#endif
wdenkfe8c2802002-11-03 00:38:21 +0000529
530 bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */
531
532 WATCHDOG_RESET ();
533 bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */
534 bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500535#if defined(CONFIG_CPM2)
wdenkfe8c2802002-11-03 00:38:21 +0000536 bd->bi_cpmfreq = gd->cpm_clk;
537 bd->bi_brgfreq = gd->brg_clk;
538 bd->bi_sccfreq = gd->scc_clk;
539 bd->bi_vco = gd->vco_out;
Jon Loeliger9c4c5ae2005-07-23 10:37:35 -0500540#endif /* CONFIG_CPM2 */
wdenkcbd8a352004-02-24 02:00:03 +0000541#if defined(CONFIG_MPC5xxx)
wdenk945af8d2003-07-16 21:53:01 +0000542 bd->bi_ipbfreq = gd->ipb_clk;
543 bd->bi_pcifreq = gd->pci_clk;
wdenkcbd8a352004-02-24 02:00:03 +0000544#endif /* CONFIG_MPC5xxx */
wdenkfe8c2802002-11-03 00:38:21 +0000545 bd->bi_baudrate = gd->baudrate; /* Console Baudrate */
546
547#ifdef CFG_EXTBDINFO
548 strncpy (bd->bi_s_version, "1.2", sizeof (bd->bi_s_version));
549 strncpy (bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version));
550
551 bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */
552 bd->bi_plb_busfreq = gd->bus_clk;
Stefan Roese846b0dd2005-08-08 12:42:22 +0200553#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR)
wdenkfe8c2802002-11-03 00:38:21 +0000554 bd->bi_pci_busfreq = get_PCI_freq ();
wdenk109c0e32004-03-23 21:43:07 +0000555 bd->bi_opbfreq = get_OPB_freq ();
wdenk028ab6b2004-02-23 23:54:43 +0000556#elif defined(CONFIG_XILINX_ML300)
557 bd->bi_pci_busfreq = get_PCI_freq ();
wdenkfe8c2802002-11-03 00:38:21 +0000558#endif
559#endif
560
wdenk9d2b18a2003-06-28 23:11:04 +0000561 debug ("New Stack Pointer is: %08lx\n", addr_sp);
wdenkfe8c2802002-11-03 00:38:21 +0000562
563 WATCHDOG_RESET ();
564
565#ifdef CONFIG_POST
566 post_bootmode_init();
wdenk6dff5522003-07-15 07:45:49 +0000567 post_run (NULL, POST_ROM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000568#endif
569
570 WATCHDOG_RESET();
571
wdenk27b207f2003-07-24 23:38:38 +0000572 memcpy (id, (void *)gd, sizeof (gd_t));
wdenkfe8c2802002-11-03 00:38:21 +0000573
574 relocate_code (addr_sp, id, addr);
575
576 /* NOTREACHED - relocate_code() does not return */
577}
578
579
580/************************************************************************
581 *
582 * This is the next part if the initialization sequence: we are now
583 * running from RAM and have a "normal" C environment, i. e. global
584 * data can be written, BSS has been cleared, the stack size in not
585 * that critical any more, etc.
586 *
587 ************************************************************************
588 */
589
590void board_init_r (gd_t *id, ulong dest_addr)
591{
592 DECLARE_GLOBAL_DATA_PTR;
wdenkfe8c2802002-11-03 00:38:21 +0000593 cmd_tbl_t *cmdtp;
594 char *s, *e;
595 bd_t *bd;
596 int i;
597 extern void malloc_bin_reloc (void);
598#ifndef CFG_ENV_IS_NOWHERE
599 extern char * env_name_spec;
600#endif
601
602#ifndef CFG_NO_FLASH
603 ulong flash_size;
604#endif
605
606 gd = id; /* initialize RAM version of global data */
607 bd = gd->bd;
608
609 gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */
610
wdenk9d2b18a2003-06-28 23:11:04 +0000611 debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000612
613 WATCHDOG_RESET ();
614
wdenkc837dcb2004-01-20 23:12:12 +0000615#if defined(CONFIG_BOARD_EARLY_INIT_R)
616 board_early_init_r ();
617#endif
618
wdenkfe8c2802002-11-03 00:38:21 +0000619 gd->reloc_off = dest_addr - CFG_MONITOR_BASE;
wdenk8bde7f72003-06-27 21:31:46 +0000620
wdenk3b57fe02003-05-30 12:48:29 +0000621 monitor_flash_len = (ulong)&__init_end - dest_addr;
wdenkfe8c2802002-11-03 00:38:21 +0000622
wdenk281e00a2004-08-01 22:48:16 +0000623#ifdef CONFIG_SERIAL_MULTI
624 serial_initialize();
625#endif
626
wdenkfe8c2802002-11-03 00:38:21 +0000627 /*
628 * We have to relocate the command table manually
629 */
wdenk8bde7f72003-06-27 21:31:46 +0000630 for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) {
wdenkfe8c2802002-11-03 00:38:21 +0000631 ulong addr;
wdenkfe8c2802002-11-03 00:38:21 +0000632 addr = (ulong) (cmdtp->cmd) + gd->reloc_off;
633#if 0
634 printf ("Command \"%s\": 0x%08lx => 0x%08lx\n",
635 cmdtp->name, (ulong) (cmdtp->cmd), addr);
636#endif
637 cmdtp->cmd =
638 (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr;
639
640 addr = (ulong)(cmdtp->name) + gd->reloc_off;
641 cmdtp->name = (char *)addr;
642
643 if (cmdtp->usage) {
644 addr = (ulong)(cmdtp->usage) + gd->reloc_off;
645 cmdtp->usage = (char *)addr;
646 }
647#ifdef CFG_LONGHELP
648 if (cmdtp->help) {
649 addr = (ulong)(cmdtp->help) + gd->reloc_off;
650 cmdtp->help = (char *)addr;
651 }
652#endif
653 }
654 /* there are some other pointer constants we must deal with */
655#ifndef CFG_ENV_IS_NOWHERE
656 env_name_spec += gd->reloc_off;
657#endif
658
659 WATCHDOG_RESET ();
660
wdenk56f94be2002-11-05 16:35:14 +0000661#ifdef CONFIG_LOGBUFFER
wdenk228f29a2002-12-08 09:53:23 +0000662 logbuff_init_ptrs ();
wdenk56f94be2002-11-05 16:35:14 +0000663#endif
wdenkfe8c2802002-11-03 00:38:21 +0000664#ifdef CONFIG_POST
wdenk228f29a2002-12-08 09:53:23 +0000665 post_output_backlog ();
wdenkfe8c2802002-11-03 00:38:21 +0000666 post_reloc ();
667#endif
668
669 WATCHDOG_RESET();
670
671#if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || defined (CONFIG_FLAGADM)
672 icache_enable (); /* it's time to enable the instruction cache */
673#endif
674
wdenk42d1f032003-10-15 23:53:47 +0000675#if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500)
wdenkc837dcb2004-01-20 23:12:12 +0000676 unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */
wdenk42d1f032003-10-15 23:53:47 +0000677#endif
678
wdenk3bac3512003-03-12 10:41:04 +0000679#if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000680 /*
wdenk3bac3512003-03-12 10:41:04 +0000681 * Do PCI configuration on BAB7xx and CPC45 _before_ the flash
682 * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus
683 * bridge there.
wdenkfe8c2802002-11-03 00:38:21 +0000684 */
685 pci_init ();
wdenk3bac3512003-03-12 10:41:04 +0000686#endif
687#if defined(CONFIG_BAB7xx)
wdenkfe8c2802002-11-03 00:38:21 +0000688 /*
689 * Initialise the ISA bridge
690 */
691 initialise_w83c553f ();
692#endif
693
694 asm ("sync ; isync");
695
696 /*
697 * Setup trap handlers
698 */
699 trap_init (dest_addr);
700
701#if !defined(CFG_NO_FLASH)
702 puts ("FLASH: ");
703
704 if ((flash_size = flash_init ()) > 0) {
wdenk0cb61d72003-08-30 00:05:50 +0000705# ifdef CFG_FLASH_CHECKSUM
wdenkfe8c2802002-11-03 00:38:21 +0000706 print_size (flash_size, "");
707 /*
708 * Compute and print flash CRC if flashchecksum is set to 'y'
709 *
710 * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX
711 */
712 s = getenv ("flashchecksum");
713 if (s && (*s == 'y')) {
714 printf (" CRC: %08lX",
wdenk7e780362004-04-08 22:31:29 +0000715 crc32 (0, (const unsigned char *) CFG_FLASH_BASE, flash_size)
716 );
wdenkfe8c2802002-11-03 00:38:21 +0000717 }
718 putc ('\n');
wdenk0cb61d72003-08-30 00:05:50 +0000719# else /* !CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000720 print_size (flash_size, "\n");
wdenk0cb61d72003-08-30 00:05:50 +0000721# endif /* CFG_FLASH_CHECKSUM */
wdenkfe8c2802002-11-03 00:38:21 +0000722 } else {
723 puts (failed);
724 hang ();
725 }
726
727 bd->bi_flashstart = CFG_FLASH_BASE; /* update start of FLASH memory */
728 bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */
wdenk7e780362004-04-08 22:31:29 +0000729# if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU)
730 /* flash mapped at end of memory map */
731 bd->bi_flashoffset = TEXT_BASE + flash_size;
wdenk0cb61d72003-08-30 00:05:50 +0000732# elif CFG_MONITOR_BASE == CFG_FLASH_BASE
wdenk3b57fe02003-05-30 12:48:29 +0000733 bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */
wdenk0cb61d72003-08-30 00:05:50 +0000734# else
wdenkfe8c2802002-11-03 00:38:21 +0000735 bd->bi_flashoffset = 0;
wdenk0cb61d72003-08-30 00:05:50 +0000736# endif
737#else /* CFG_NO_FLASH */
wdenkfe8c2802002-11-03 00:38:21 +0000738
739 bd->bi_flashsize = 0;
740 bd->bi_flashstart = 0;
741 bd->bi_flashoffset = 0;
742#endif /* !CFG_NO_FLASH */
743
744 WATCHDOG_RESET ();
745
746 /* initialize higher level parts of CPU like time base and timers */
747 cpu_init_r ();
748
749 WATCHDOG_RESET ();
750
751 /* initialize malloc() area */
752 mem_malloc_init ();
753 malloc_bin_reloc ();
754
755#ifdef CONFIG_SPI
756# if !defined(CFG_ENV_IS_IN_EEPROM)
757 spi_init_f ();
758# endif
759 spi_init_r ();
760#endif
761
762 /* relocate environment function pointers etc. */
763 env_relocate ();
764
765 /*
766 * Fill in missing fields of bd_info.
wdenk8bde7f72003-06-27 21:31:46 +0000767 * We do this here, where we have "normal" access to the
768 * environment; we used to do this still running from ROM,
769 * where had to use getenv_r(), which can be pretty slow when
770 * the environment is in EEPROM.
wdenkfe8c2802002-11-03 00:38:21 +0000771 */
wdenk7abf0c52004-04-18 21:45:42 +0000772
773#if defined(CFG_EXTBDINFO)
774#if defined(CONFIG_405GP) || defined(CONFIG_405EP)
775#if defined(CONFIG_I2CFAST)
776 /*
777 * set bi_iic_fast for linux taking environment variable
778 * "i2cfast" into account
779 */
780 {
781 char *s = getenv ("i2cfast");
782 if (s && ((*s == 'y') || (*s == 'Y'))) {
783 bd->bi_iic_fast[0] = 1;
784 bd->bi_iic_fast[1] = 1;
785 } else {
786 bd->bi_iic_fast[0] = 0;
787 bd->bi_iic_fast[1] = 0;
788 }
789 }
790#else
791 bd->bi_iic_fast[0] = 0;
792 bd->bi_iic_fast[1] = 0;
793#endif /* CONFIG_I2CFAST */
794#endif /* CONFIG_405GP, CONFIG_405EP */
795#endif /* CFG_EXTBDINFO */
796
wdenkfe8c2802002-11-03 00:38:21 +0000797 s = getenv ("ethaddr");
798#if defined (CONFIG_MBX) || defined (CONFIG_RPXCLASSIC) || defined(CONFIG_IAD210)
799 if (s == NULL)
800 board_get_enetaddr (bd->bi_enetaddr);
801 else
802#endif
803 for (i = 0; i < 6; ++i) {
804 bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0;
805 if (s)
806 s = (*e) ? e + 1 : e;
807 }
808#ifdef CONFIG_HERMES
809 if ((gd->board_type >> 16) == 2)
810 bd->bi_ethspeed = gd->board_type & 0xFFFF;
811 else
812 bd->bi_ethspeed = 0xFFFF;
813#endif
814
815#ifdef CONFIG_NX823
816 load_sernum_ethaddr ();
817#endif
818
wdenke2ffd592004-12-31 09:32:47 +0000819#ifdef CONFIG_HAS_ETH1
wdenkfe8c2802002-11-03 00:38:21 +0000820 /* handle the 2nd ethernet address */
821
822 s = getenv ("eth1addr");
823
824 for (i = 0; i < 6; ++i) {
825 bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
826 if (s)
827 s = (*e) ? e + 1 : e;
828 }
829#endif
wdenke2ffd592004-12-31 09:32:47 +0000830#ifdef CONFIG_HAS_ETH2
wdenkfe8c2802002-11-03 00:38:21 +0000831 /* handle the 3rd ethernet address */
832
833 s = getenv ("eth2addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200834#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000835 if (s == NULL)
836 board_get_enetaddr(bd->bi_enet2addr);
837 else
838#endif
wdenkfe8c2802002-11-03 00:38:21 +0000839 for (i = 0; i < 6; ++i) {
840 bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
841 if (s)
842 s = (*e) ? e + 1 : e;
843 }
844#endif
845
wdenke2ffd592004-12-31 09:32:47 +0000846#ifdef CONFIG_HAS_ETH3
wdenkba56f622004-02-06 23:19:44 +0000847 /* handle 4th ethernet address */
848 s = getenv("eth3addr");
Stefan Roeseb79316f2005-08-15 12:31:23 +0200849#if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF)
wdenkba56f622004-02-06 23:19:44 +0000850 if (s == NULL)
851 board_get_enetaddr(bd->bi_enet3addr);
852 else
853#endif
854 for (i = 0; i < 6; ++i) {
855 bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0;
856 if (s)
857 s = (*e) ? e + 1 : e;
858 }
859#endif
wdenkfe8c2802002-11-03 00:38:21 +0000860
861#if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \
wdenk02b11f82004-05-12 22:54:36 +0000862 defined(CONFIG_CCM) || defined(CONFIG_KUP4K) || defined(CONFIG_KUP4X)
wdenkfe8c2802002-11-03 00:38:21 +0000863 load_sernum_ethaddr ();
864#endif
865 /* IP Address */
866 bd->bi_ip_addr = getenv_IPaddr ("ipaddr");
867
868 WATCHDOG_RESET ();
869
wdenk979bdbc2004-06-01 21:08:17 +0000870#if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45)
wdenkfe8c2802002-11-03 00:38:21 +0000871 /*
872 * Do pci configuration
873 */
874 pci_init ();
875#endif
876
877/** leave this here (after malloc(), environment and PCI are working) **/
878 /* Initialize devices */
879 devices_init ();
880
wdenk27b207f2003-07-24 23:38:38 +0000881 /* Initialize the jump table for applications */
882 jumptable_init ();
wdenkfe8c2802002-11-03 00:38:21 +0000883
884 /* Initialize the console (after the relocation and devices init) */
885 console_init_r ();
wdenkfe8c2802002-11-03 00:38:21 +0000886
887#if defined(CONFIG_CCM) || \
888 defined(CONFIG_COGENT) || \
889 defined(CONFIG_CPCI405) || \
890 defined(CONFIG_EVB64260) || \
wdenk56f94be2002-11-05 16:35:14 +0000891 defined(CONFIG_KUP4K) || \
wdenk0608e042004-03-25 19:29:38 +0000892 defined(CONFIG_KUP4X) || \
wdenkfe8c2802002-11-03 00:38:21 +0000893 defined(CONFIG_LWMON) || \
894 defined(CONFIG_PCU_E) || \
895 defined(CONFIG_W7O) || \
896 defined(CONFIG_MISC_INIT_R)
897 /* miscellaneous platform dependent initialisations */
898 misc_init_r ();
899#endif
900
901#ifdef CONFIG_HERMES
902 if (bd->bi_ethspeed != 0xFFFF)
903 hermes_start_lxt980 ((int) bd->bi_ethspeed);
904#endif
905
906#if (CONFIG_COMMANDS & CFG_CMD_NET) && ( \
907 defined(CONFIG_CCM) || \
wdenk3bac3512003-03-12 10:41:04 +0000908 defined(CONFIG_ELPT860) || \
wdenkfe8c2802002-11-03 00:38:21 +0000909 defined(CONFIG_EP8260) || \
910 defined(CONFIG_IP860) || \
911 defined(CONFIG_IVML24) || \
912 defined(CONFIG_IVMS8) || \
wdenkfe8c2802002-11-03 00:38:21 +0000913 defined(CONFIG_MPC8260ADS) || \
wdenk5d232d02003-05-22 22:52:13 +0000914 defined(CONFIG_MPC8266ADS) || \
wdenk42d1f032003-10-15 23:53:47 +0000915 defined(CONFIG_MPC8560ADS) || \
wdenkfe8c2802002-11-03 00:38:21 +0000916 defined(CONFIG_PCU_E) || \
917 defined(CONFIG_RPXSUPER) || \
wdenk7abf0c52004-04-18 21:45:42 +0000918 defined(CONFIG_STXGP3) || \
wdenkba91e262005-05-30 23:55:42 +0000919 defined(CONFIG_SPD823TS) || \
920 defined(CONFIG_RESET_PHY_R) )
wdenkfe8c2802002-11-03 00:38:21 +0000921
922 WATCHDOG_RESET ();
wdenk9d2b18a2003-06-28 23:11:04 +0000923 debug ("Reset Ethernet PHY\n");
wdenkfe8c2802002-11-03 00:38:21 +0000924 reset_phy ();
925#endif
926
927#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
928 WATCHDOG_RESET ();
929 puts ("KGDB: ");
930 kgdb_init ();
931#endif
932
wdenk9d2b18a2003-06-28 23:11:04 +0000933 debug ("U-Boot relocated to %08lx\n", dest_addr);
wdenkfe8c2802002-11-03 00:38:21 +0000934
935 /*
936 * Enable Interrupts
937 */
938 interrupt_init ();
939
940 /* Must happen after interrupts are initialized since
941 * an irq handler gets installed
942 */
wdenk42dfe7a2004-03-14 22:25:36 +0000943#ifdef CONFIG_SERIAL_SOFTWARE_FIFO
wdenkfe8c2802002-11-03 00:38:21 +0000944 serial_buffered_init();
945#endif
946
947#ifdef CONFIG_STATUS_LED
948 status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING);
949#endif
950
951 udelay (20);
952
953 set_timer (0);
954
wdenkfe8c2802002-11-03 00:38:21 +0000955 /* Initialize from environment */
956 if ((s = getenv ("loadaddr")) != NULL) {
957 load_addr = simple_strtoul (s, NULL, 16);
958 }
959#if (CONFIG_COMMANDS & CFG_CMD_NET)
960 if ((s = getenv ("bootfile")) != NULL) {
961 copy_filename (BootFile, s, sizeof (BootFile));
962 }
963#endif /* CFG_CMD_NET */
964
965 WATCHDOG_RESET ();
966
967#if (CONFIG_COMMANDS & CFG_CMD_SCSI)
968 WATCHDOG_RESET ();
969 puts ("SCSI: ");
970 scsi_init ();
971#endif
972
973#if (CONFIG_COMMANDS & CFG_CMD_DOC)
974 WATCHDOG_RESET ();
975 puts ("DOC: ");
976 doc_init ();
977#endif
978
stroesebedc4972003-05-23 11:16:49 +0000979#if (CONFIG_COMMANDS & CFG_CMD_NAND)
980 WATCHDOG_RESET ();
stroeseb7eaad82004-12-16 17:53:17 +0000981 puts ("NAND: ");
stroesebedc4972003-05-23 11:16:49 +0000982 nand_init(); /* go init the NAND */
983#endif
984
wdenkfe8c2802002-11-03 00:38:21 +0000985#if (CONFIG_COMMANDS & CFG_CMD_NET) && defined(CONFIG_NET_MULTI)
986 WATCHDOG_RESET ();
987 puts ("Net: ");
988 eth_initialize (bd);
989#endif
990
991#ifdef CONFIG_POST
wdenk6dff5522003-07-15 07:45:49 +0000992 post_run (NULL, POST_RAM | post_bootmode_get(0));
wdenkfe8c2802002-11-03 00:38:21 +0000993#endif
994
995#if (CONFIG_COMMANDS & CFG_CMD_PCMCIA) && !(CONFIG_COMMANDS & CFG_CMD_IDE)
996 WATCHDOG_RESET ();
997 puts ("PCMCIA:");
998 pcmcia_init ();
999#endif
1000
1001#if (CONFIG_COMMANDS & CFG_CMD_IDE)
1002 WATCHDOG_RESET ();
1003# ifdef CONFIG_IDE_8xx_PCCARD
1004 puts ("PCMCIA:");
1005# else
1006 puts ("IDE: ");
1007#endif
1008 ide_init ();
1009#endif /* CFG_CMD_IDE */
1010
1011#ifdef CONFIG_LAST_STAGE_INIT
1012 WATCHDOG_RESET ();
1013 /*
1014 * Some parts can be only initialized if all others (like
1015 * Interrupts) are up and running (i.e. the PC-style ISA
1016 * keyboard).
1017 */
1018 last_stage_init ();
1019#endif
1020
1021#if (CONFIG_COMMANDS & CFG_CMD_BEDBUG)
1022 WATCHDOG_RESET ();
1023 bedbug_init ();
1024#endif
1025
wdenk228f29a2002-12-08 09:53:23 +00001026#if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER)
wdenkfe8c2802002-11-03 00:38:21 +00001027 /*
1028 * Export available size of memory for Linux,
1029 * taking into account the protected RAM at top of memory
1030 */
1031 {
1032 ulong pram;
wdenkfe8c2802002-11-03 00:38:21 +00001033 uchar memsz[32];
wdenk228f29a2002-12-08 09:53:23 +00001034#ifdef CONFIG_PRAM
1035 char *s;
wdenkfe8c2802002-11-03 00:38:21 +00001036
1037 if ((s = getenv ("pram")) != NULL) {
1038 pram = simple_strtoul (s, NULL, 10);
1039 } else {
1040 pram = CONFIG_PRAM;
1041 }
wdenk228f29a2002-12-08 09:53:23 +00001042#else
1043 pram=0;
1044#endif
1045#ifdef CONFIG_LOGBUFFER
1046 /* Also take the logbuffer into account (pram is in kB) */
1047 pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024;
1048#endif
wdenkfe8c2802002-11-03 00:38:21 +00001049 sprintf (memsz, "%ldk", (bd->bi_memsize / 1024) - pram);
1050 setenv ("mem", memsz);
1051 }
1052#endif
1053
wdenk1c437712004-01-16 00:30:56 +00001054#ifdef CONFIG_PS2KBD
1055 puts ("PS/2: ");
1056 kbd_init();
1057#endif
1058
wdenk4532cb62003-04-27 22:52:51 +00001059#ifdef CONFIG_MODEM_SUPPORT
1060 {
1061 extern int do_mdm_init;
1062 do_mdm_init = gd->do_mdm_init;
1063 }
1064#endif
1065
wdenkfe8c2802002-11-03 00:38:21 +00001066 /* Initialization complete - start the monitor */
1067
1068 /* main_loop() can return to retry autoboot, if so just run it again. */
1069 for (;;) {
1070 WATCHDOG_RESET ();
1071 main_loop ();
1072 }
1073
1074 /* NOTREACHED - no way out of command loop except booting */
1075}
1076
1077void hang (void)
1078{
1079 puts ("### ERROR ### Please RESET the board ###\n");
wdenk63e73c92004-02-23 22:22:28 +00001080#ifdef CONFIG_SHOW_BOOT_PROGRESS
1081 show_boot_progress(-30);
1082#endif
wdenkfe8c2802002-11-03 00:38:21 +00001083 for (;;);
1084}
1085
wdenk4532cb62003-04-27 22:52:51 +00001086#ifdef CONFIG_MODEM_SUPPORT
1087/* called from main loop (common/main.c) */
1088extern void dbg(const char *fmt, ...);
1089int mdm_init (void)
1090{
1091 char env_str[16];
1092 char *init_str;
1093 int i;
1094 extern char console_buffer[];
1095 static inline void mdm_readline(char *buf, int bufsiz);
1096 extern void enable_putc(void);
1097 extern int hwflow_onoff(int);
1098
1099 enable_putc(); /* enable serial_putc() */
1100
1101#ifdef CONFIG_HWFLOW
1102 init_str = getenv("mdm_flow_control");
1103 if (init_str && (strcmp(init_str, "rts/cts") == 0))
1104 hwflow_onoff (1);
1105 else
1106 hwflow_onoff(-1);
1107#endif
1108
1109 for (i = 1;;i++) {
1110 sprintf(env_str, "mdm_init%d", i);
1111 if ((init_str = getenv(env_str)) != NULL) {
1112 serial_puts(init_str);
1113 serial_puts("\n");
1114 for(;;) {
1115 mdm_readline(console_buffer, CFG_CBSIZE);
1116 dbg("ini%d: [%s]", i, console_buffer);
1117
1118 if ((strcmp(console_buffer, "OK") == 0) ||
1119 (strcmp(console_buffer, "ERROR") == 0)) {
1120 dbg("ini%d: cmd done", i);
1121 break;
1122 } else /* in case we are originating call ... */
1123 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1124 dbg("ini%d: connect", i);
1125 return 0;
1126 }
1127 }
1128 } else
1129 break; /* no init string - stop modem init */
1130
1131 udelay(100000);
1132 }
1133
1134 udelay(100000);
1135
1136 /* final stage - wait for connect */
1137 for(;i > 1;) { /* if 'i' > 1 - wait for connection
1138 message from modem */
1139 mdm_readline(console_buffer, CFG_CBSIZE);
1140 dbg("ini_f: [%s]", console_buffer);
1141 if (strncmp(console_buffer, "CONNECT", 7) == 0) {
1142 dbg("ini_f: connected");
1143 return 0;
1144 }
1145 }
1146
1147 return 0;
1148}
1149
1150/* 'inline' - We have to do it fast */
1151static inline void mdm_readline(char *buf, int bufsiz)
1152{
1153 char c;
1154 char *p;
1155 int n;
1156
1157 n = 0;
1158 p = buf;
1159 for(;;) {
1160 c = serial_getc();
1161
1162 /* dbg("(%c)", c); */
1163
1164 switch(c) {
1165 case '\r':
1166 break;
1167 case '\n':
1168 *p = '\0';
1169 return;
1170
1171 default:
1172 if(n++ > bufsiz) {
1173 *p = '\0';
1174 return; /* sanity check */
1175 }
1176 *p = c;
1177 p++;
1178 break;
1179 }
1180 }
1181}
1182#endif
1183
wdenkfe8c2802002-11-03 00:38:21 +00001184#if 0 /* We could use plain global data, but the resulting code is bigger */
1185/*
1186 * Pointer to initial global data area
1187 *
1188 * Here we initialize it.
1189 */
1190#undef XTRN_DECLARE_GLOBAL_DATA_PTR
1191#define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */
1192DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET);
1193#endif /* 0 */
1194
1195/************************************************************************/