| Vishal Bhoj | 82c8071 | 2015-12-15 21:13:33 +0530 | [diff] [blame] | 1 | /**************************************************************************;
|
| 2 | ;* *;
|
| 3 | ;* *;
|
| 4 | ;* Intel Corporation - ACPI Reference Code for the Sandy Bridge *;
|
| 5 | ;* Family of Customer Reference Boards. *;
|
| 6 | ;* *;
|
| 7 | ;* *;
|
| 8 | ;* Copyright (c) 2012 - 2014, Intel Corporation. All rights reserved *;
|
| 9 | ;
|
| 10 | ; This program and the accompanying materials are licensed and made available under
|
| 11 | ; the terms and conditions of the BSD License that accompanies this distribution.
|
| 12 | ; The full text of the license may be found at
|
| 13 | ; http://opensource.org/licenses/bsd-license.php.
|
| 14 | ;
|
| 15 | ; THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
|
| 16 | ; WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
|
| 17 | ;
|
| 18 | ;* *;
|
| 19 | ;* *;
|
| 20 | ;**************************************************************************/
|
| 21 |
|
| 22 | Name(PMBS, 0x400) // ASL alias for ACPI I/O base address.
|
| 23 | Name(SMIP, 0xb2) // I/O port to trigger SMI
|
| 24 | Name(GPBS, 0x500) // GPIO Register Block address
|
| 25 | Name(APCB, 0xfec00000) // Default I/O APIC(s) memory start address, 0x0FEC00000 - default, 0 - I/O APIC's disabled
|
| 26 | Name(APCL, 0x1000) // I/O APIC(s) memory decoded range, 0x1000 - default, 0 - I/O APIC's not decoded
|
| 27 | Name(PFDR, 0xfed03034) // PMC Function Disable Register
|
| 28 | Name(PMCB, 0xfed03000) // PMC Base Address
|
| 29 | Name(PCLK, 0xfed03060) // PMC Clock Control Register
|
| 30 | Name(PUNB, 0xfed05000) // PUNIT Base Address
|
| 31 | Name(IBAS, 0xfed08000) // ILB Base Address
|
| 32 | Name(SRCB, 0xfed1c000) // RCBA (Root Complex Base Address)
|
| 33 | Name(SRCL, 0x1000) // RCBA length
|
| 34 | Name(HPTB, 0xfed00000) // Same as HPET_BASE_ADDRESS for ASL use
|
| 35 | Name(PEBS, 0xe0000000) // PCIe Base
|
| 36 | Name(PELN, 0x10000000) //
|
| 37 | Name(FMBL, 0x1) // Platform Flavor - Mobile flavor for ASL code.
|
| 38 | Name(FDTP, 0x2) // Platform Flavor - Desktop flavor for ASL code.
|
| 39 | Name(SDGV, 0x1c) // UHCI Controller HOST_ALERT's bit offset within the GPE block. GPIO[0:15] corresponding to GPE[16:31]
|
| 40 | Name(PEHP, 0x1) // _OSC: Pci Express Native Hot Plug Control
|
| 41 | Name(SHPC, 0x0) // _OSC: Standard Hot Plug Controller (SHPC) Native Hot Plug control
|
| 42 | Name(PEPM, 0x1) // _OSC: Pci Express Native Power Management Events control
|
| 43 | Name(PEER, 0x1) // _OSC: Pci Express Advanced Error Reporting control
|
| 44 | Name(PECS, 0x1) // _OSC: Pci Express Capability Structure control
|
| 45 |
|