blob: 9b514ff37ac6b14dc2336788c2783ad249a0e87e [file] [log] [blame]
Ian Campbellcba69ee2014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
Hans de Goededaf6d392015-09-13 17:29:33 +020016#include <asm/arch/cpu.h>
Hans de Goedee049fe22015-05-19 22:12:31 +020017#include <linux/stringify.h>
18
Siarhei Siamashka77ef1362015-02-21 07:34:09 +020019#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
Andre Przywarad29adf82017-04-26 01:32:48 +010035#ifdef CONFIG_ARM64
36#define CONFIG_BUILD_TARGET "u-boot.itb"
37#endif
38
Ian Campbellcba69ee2014-05-05 11:52:26 +010039/* Serial & console */
Ian Campbellcba69ee2014-05-05 11:52:26 +010040#define CONFIG_SYS_NS16550_SERIAL
41/* ns16550 reg in the low bits of cpu reg */
Ian Campbellcba69ee2014-05-05 11:52:26 +010042#define CONFIG_SYS_NS16550_CLK 24000000
Thomas Chou4fb60552015-11-19 21:48:13 +080043#ifndef CONFIG_DM_SERIAL
Simon Glass1a81cf832014-10-30 20:25:50 -060044# define CONFIG_SYS_NS16550_REG_SIZE -4
45# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
46# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
47# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
48# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
49# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
50#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +010051
Paul Kocialkowski8a65f692015-05-16 19:52:11 +020052/* CPU */
Andre Przywarae4916e82017-02-16 01:20:19 +000053#define COUNTER_FREQUENCY 24000000
Paul Kocialkowski8a65f692015-05-16 19:52:11 +020054
Hans de Goedee049fe22015-05-19 22:12:31 +020055/*
56 * The DRAM Base differs between some models. We cannot use macros for the
57 * CONFIG_FOO defines which contain the DRAM base address since they end
58 * up unexpanded in include/autoconf.mk .
59 *
60 * So we have to have this #ifdef #else #endif block for these.
61 */
62#ifdef CONFIG_MACH_SUN9I
63#define SDRAM_OFFSET(x) 0x2##x
64#define CONFIG_SYS_SDRAM_BASE 0x20000000
65#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
66#define CONFIG_SYS_TEXT_BASE 0x2a000000
Hans de Goedeff42d102015-09-13 13:02:48 +020067/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
68 * since it needs to fit in with the other values. By also #defining it
69 * we get warnings if the Kconfig value mismatches. */
70#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
Hans de Goedee049fe22015-05-19 22:12:31 +020071#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
72#else
73#define SDRAM_OFFSET(x) 0x4##x
Ian Campbellcba69ee2014-05-05 11:52:26 +010074#define CONFIG_SYS_SDRAM_BASE 0x40000000
Hans de Goedee049fe22015-05-19 22:12:31 +020075#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
Icenowy Zhengc1994892017-04-08 15:30:12 +080076/* V3s do not have enough memory to place code at 0x4a000000 */
77#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goedee049fe22015-05-19 22:12:31 +020078#define CONFIG_SYS_TEXT_BASE 0x4a000000
Icenowy Zhengc1994892017-04-08 15:30:12 +080079#else
80#define CONFIG_SYS_TEXT_BASE 0x42e00000
81#endif
Hans de Goedeff42d102015-09-13 13:02:48 +020082/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
83 * since it needs to fit in with the other values. By also #defining it
84 * we get warnings if the Kconfig value mismatches. */
85#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
Hans de Goedee049fe22015-05-19 22:12:31 +020086#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
87#endif
88
89#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
Hans de Goedee049fe22015-05-19 22:12:31 +020090
Andre Przywarabc613d82017-02-16 01:20:23 +000091#ifdef CONFIG_SUNXI_HIGH_SRAM
Hans de Goede77fe9882015-05-20 15:27:16 +020092/*
93 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
94 * slightly bigger. Note that it is possible to map the first 32 KiB of the
95 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
96 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
97 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
98 */
99#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
Andre Przywaraeb504fa2016-09-05 01:32:38 +0100100#define CONFIG_SYS_INIT_RAM_SIZE 0x08000 /* FIXME: 40 KiB ? */
Hans de Goede77fe9882015-05-20 15:27:16 +0200101#else
Ian Campbellcba69ee2014-05-05 11:52:26 +0100102#define CONFIG_SYS_INIT_RAM_ADDR 0x0
103#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
Hans de Goede77fe9882015-05-20 15:27:16 +0200104#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +0100105
106#define CONFIG_SYS_INIT_SP_OFFSET \
107 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
108#define CONFIG_SYS_INIT_SP_ADDR \
109 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
110
111#define CONFIG_NR_DRAM_BANKS 1
112#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
113#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
114
Ian Campbella6e50a82014-07-18 20:38:41 +0100115#ifdef CONFIG_AHCI
116#define CONFIG_LIBATA
117#define CONFIG_SCSI_AHCI
118#define CONFIG_SCSI_AHCI_PLAT
119#define CONFIG_SUNXI_AHCI
Bernhard Nortmann0751b132015-06-10 10:51:40 +0200120#define CONFIG_SYS_64BIT_LBA
Ian Campbella6e50a82014-07-18 20:38:41 +0100121#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
122#define CONFIG_SYS_SCSI_MAX_LUN 1
123#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
124 CONFIG_SYS_SCSI_MAX_LUN)
Simon Glassc649e3c2016-05-01 11:36:02 -0600125#define CONFIG_SCSI
Ian Campbella6e50a82014-07-18 20:38:41 +0100126#endif
127
Ian Campbellcba69ee2014-05-05 11:52:26 +0100128#define CONFIG_SETUP_MEMORY_TAGS
129#define CONFIG_CMDLINE_TAG
130#define CONFIG_INITRD_TAG
Paul Kocialkowski9f852212015-03-28 18:35:36 +0100131#define CONFIG_SERIAL_TAG
Ian Campbellcba69ee2014-05-05 11:52:26 +0100132
Hans de Goedee5268612015-08-16 14:48:22 +0200133#ifdef CONFIG_NAND_SUNXI
Boris Brezillona0dfa882016-06-15 21:09:27 +0200134#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
Boris Brezillon4ccae812016-06-15 21:09:23 +0200135#define CONFIG_SYS_NAND_ONFI_DETECTION
136#define CONFIG_SYS_MAX_NAND_DEVICE 8
Hans de Goeded482a8d2017-02-27 18:22:10 +0100137
138#define CONFIG_MTD_DEVICE
139#define CONFIG_MTD_PARTITIONS
Piotr Zierhoffer960caeb2015-07-23 14:33:03 +0200140#endif
141
Siarhei Siamashka19e99fb2016-06-07 14:28:34 +0300142#ifdef CONFIG_SPL_SPI_SUNXI
Siarhei Siamashka19e99fb2016-06-07 14:28:34 +0300143#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
144#endif
145
Ian Campbelle24ea552014-05-05 14:42:31 +0100146/* mmc config */
Maxime Ripard44c79872015-10-15 22:04:07 +0200147#ifdef CONFIG_MMC
Ian Campbelle24ea552014-05-05 14:42:31 +0100148#define CONFIG_MMC_SUNXI_SLOT 0
Maxime Ripardfb1c43c2017-02-27 18:22:03 +0100149#endif
150
151#if defined(CONFIG_ENV_IS_IN_MMC)
Ian Campbelle24ea552014-05-05 14:42:31 +0100152#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
Emmanuel Vadotae042be2016-11-05 20:51:11 +0100153#define CONFIG_SYS_MMC_MAX_DEVICE 4
Maxime Ripardd6a7e0c2017-03-20 15:57:22 +0100154#elif defined(CONFIG_ENV_IS_NOWHERE)
155#define CONFIG_ENV_SIZE (128 << 10)
Chen-Yu Tsaiff2b47f2014-10-22 16:47:42 +0800156#endif
Ian Campbelle24ea552014-05-05 14:42:31 +0100157
Icenowy Zhengc1994892017-04-08 15:30:12 +0800158#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goede5c965ed2015-09-13 17:16:54 +0200159/* 64MB of malloc() pool */
160#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
Icenowy Zhengc1994892017-04-08 15:30:12 +0800161#else
162/* 2MB of malloc() pool */
163#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (2 << 20))
164#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +0100165
166/*
167 * Miscellaneous configurable options
168 */
Ian Campbell06beadb2014-10-07 14:20:30 +0100169#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
170#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100171#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100172
173/* Boot Argument Buffer Size */
174#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
175
Ian Campbellcba69ee2014-05-05 11:52:26 +0100176/* standalone support */
Hans de Goedee049fe22015-05-19 22:12:31 +0200177#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
Ian Campbellcba69ee2014-05-05 11:52:26 +0100178
Ian Campbellcba69ee2014-05-05 11:52:26 +0100179/* FLASH and environment organization */
180
Boris Brezillonfa5e1022015-07-27 16:21:26 +0200181#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100182
Ian Campbellcba69ee2014-05-05 11:52:26 +0100183#define CONFIG_SPL_FRAMEWORK
Ian Campbellcba69ee2014-05-05 11:52:26 +0100184
Andre Przywaraeb77f5c2017-01-02 11:48:45 +0000185#ifndef CONFIG_ARM64 /* AArch64 FEL support is not ready yet */
Simon Glass942cb0b2015-02-07 10:47:30 -0700186#define CONFIG_SPL_BOARD_LOAD_IMAGE
Andre Przywaraeb77f5c2017-01-02 11:48:45 +0000187#endif
Simon Glass942cb0b2015-02-07 10:47:30 -0700188
Andre Przywarabc613d82017-02-16 01:20:23 +0000189#ifdef CONFIG_SUNXI_HIGH_SRAM
Siarhei Siamashka7f0ef5a2017-04-26 01:32:49 +0100190#define CONFIG_SPL_TEXT_BASE 0x10060 /* sram start+header */
191#define CONFIG_SPL_MAX_SIZE 0x7fa0 /* 32 KiB */
Andre Przywara54522c92017-04-26 01:32:42 +0100192#ifdef CONFIG_ARM64
193/* end of SRAM A2 for now, as SRAM A1 is pretty tight for an ARM64 build */
194#define LOW_LEVEL_SRAM_STACK 0x00054000
195#else
Andre Przywarabc613d82017-02-16 01:20:23 +0000196#define LOW_LEVEL_SRAM_STACK 0x00018000
Andre Przywara54522c92017-04-26 01:32:42 +0100197#endif /* !CONFIG_ARM64 */
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200198#else
Siarhei Siamashka7f0ef5a2017-04-26 01:32:49 +0100199#define CONFIG_SPL_TEXT_BASE 0x60 /* sram start+header */
200#define CONFIG_SPL_MAX_SIZE 0x5fa0 /* 24KB on sun4i/sun7i */
Andre Przywarabc613d82017-02-16 01:20:23 +0000201#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200202#endif
Ian Campbell50827a52014-05-05 11:52:30 +0100203
Andre Przywarabc613d82017-02-16 01:20:23 +0000204#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
205
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200206#ifndef CONFIG_ARM64
Ian Campbell50827a52014-05-05 11:52:30 +0100207#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200208#endif
Ian Campbell50827a52014-05-05 11:52:30 +0100209
Ian Campbell50827a52014-05-05 11:52:30 +0100210#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
211
Ian Campbellcba69ee2014-05-05 11:52:26 +0100212
Hans de Goede66203772014-06-13 22:55:49 +0200213/* I2C */
Jelle van der Waa0d8382a2016-02-23 18:47:19 +0100214#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
215 defined CONFIG_SY8106A_POWER
Hans de Goedead406102015-01-23 15:28:22 +0100216#endif
217
Paul Kocialkowski6c739c52015-04-10 23:09:52 +0200218#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
219 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
Jelle van der Waa9d082682016-01-14 14:06:26 +0100220 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
Hans de Goede66203772014-06-13 22:55:49 +0200221#define CONFIG_SYS_I2C_MVTWSI
Jernej Skrabeca8f01cc2017-04-27 00:03:36 +0200222#ifndef CONFIG_DM_I2C
223#define CONFIG_SYS_I2C
Hans de Goede66203772014-06-13 22:55:49 +0200224#define CONFIG_SYS_I2C_SPEED 400000
225#define CONFIG_SYS_I2C_SLAVE 0x7f
Hans de Goede8b2db322015-04-23 17:47:22 +0200226#endif
Jernej Skrabeca8f01cc2017-04-27 00:03:36 +0200227#endif
Hans de Goede55410082015-02-16 17:23:25 +0100228
229#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
230#define CONFIG_SYS_I2C_SOFT
231#define CONFIG_SYS_I2C_SOFT_SPEED 50000
232#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
Hans de Goede55410082015-02-16 17:23:25 +0100233/* We use pin names in Kconfig and sunxi_name_to_gpio() */
234#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
235#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
236#ifndef __ASSEMBLY__
237extern int soft_i2c_gpio_sda;
238extern int soft_i2c_gpio_scl;
239#endif
Hans de Goede1fc42012015-03-07 12:00:02 +0100240#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
241#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
242#else
243#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
244#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
Hans de Goede55410082015-02-16 17:23:25 +0100245#endif
246
Henrik Nordstrom14bc66b2014-06-13 22:55:50 +0200247/* PMU */
vishnupatekar95ab8fe2015-11-29 01:07:22 +0800248#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
Jelle van der Waa0d8382a2016-02-23 18:47:19 +0100249 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER || \
250 defined CONFIG_SY8106A_POWER
Henrik Nordstrom14bc66b2014-06-13 22:55:50 +0200251#endif
252
Hans de Goedea5da3c82015-08-01 14:44:29 +0200253#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
Hans de Goedef3133962015-02-20 16:55:12 +0100254#if CONFIG_CONS_INDEX == 1
255#ifdef CONFIG_MACH_SUN9I
256#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
257#else
258#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
259#endif
260#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
261#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
Laurent Itti5cd83b112015-05-05 17:02:00 -0700262#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
263#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
Hans de Goedef3133962015-02-20 16:55:12 +0100264#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
265#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
266#else
267#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
268#endif
Hans de Goedea5da3c82015-08-01 14:44:29 +0200269#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
Hans de Goedef3133962015-02-20 16:55:12 +0100270
Ian Campbellabce2c62014-06-05 19:00:15 +0100271/* GPIO */
272#define CONFIG_SUNXI_GPIO
Ian Campbellabce2c62014-06-05 19:00:15 +0100273
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200274#ifdef CONFIG_VIDEO
275/*
Hans de Goede5633a292015-02-02 17:13:29 +0100276 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
277 * to use as framebuffer. This must be a multiple of 4096.
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200278 */
Hans de Goede5c965ed2015-09-13 17:16:54 +0200279#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200280
Luc Verhaegen2d7a0842014-08-13 07:55:07 +0200281/* Do we want to initialize a simple FB? */
282#define CONFIG_VIDEO_DT_SIMPLEFB
283
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200284#define CONFIG_VIDEO_SUNXI
285
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200286#define CONFIG_VIDEO_LOGO
Hans de Goedebe8ec632014-12-19 13:46:33 +0100287#define CONFIG_VIDEO_STD_TIMINGS
Hans de Goede75481602014-12-19 16:05:12 +0100288#define CONFIG_I2C_EDID
Hans de Goede58332f82015-08-05 00:06:47 +0200289#define VIDEO_LINE_LEN (pGD->plnSizeX)
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200290
291/* allow both serial and cfb console. */
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200292/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200293
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200294#endif /* CONFIG_VIDEO */
295
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200296/* Ethernet support */
297#ifdef CONFIG_SUNXI_EMAC
Hans de Goede8145dea2015-04-16 21:47:06 +0200298#define CONFIG_PHY_ADDR 1
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200299#define CONFIG_MII /* MII PHY management */
Hans de Goede8145dea2015-04-16 21:47:06 +0200300#define CONFIG_PHYLIB
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200301#endif
302
Ian Campbell58358232014-05-05 11:52:28 +0100303#ifdef CONFIG_SUNXI_GMAC
Ian Campbell58358232014-05-05 11:52:28 +0100304#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
305#define CONFIG_PHY_ADDR 1
306#define CONFIG_MII /* MII PHY management */
Hans de Goede1eae8f62016-03-16 13:46:22 +0100307#define CONFIG_PHY_REALTEK
Ian Campbell58358232014-05-05 11:52:28 +0100308#endif
309
Paul Kocialkowski2582ca02015-08-04 17:04:09 +0200310#ifdef CONFIG_USB_EHCI_HCD
Hans de Goede6a72e802015-05-10 14:10:27 +0200311#define CONFIG_USB_OHCI_NEW
312#define CONFIG_USB_OHCI_SUNXI
313#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
Roman Byshko3584f302014-07-24 22:54:22 +0200314#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
Hans de Goede1a800f72015-01-11 17:17:00 +0100315#endif
316
317#ifdef CONFIG_USB_MUSB_SUNXI
Paul Kocialkowski95de1e22015-08-04 17:04:06 +0200318#define CONFIG_USB_MUSB_PIO_ONLY
Hans de Goede1a800f72015-01-11 17:17:00 +0100319#endif
320
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200321#ifdef CONFIG_USB_MUSB_GADGET
Sam Protsenkoaaa4a9e2016-04-13 14:20:26 +0300322#define CONFIG_USB_FUNCTION_FASTBOOT
323#define CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200324#endif
325
326#ifdef CONFIG_USB_FUNCTION_FASTBOOT
327#define CONFIG_CMD_FASTBOOT
328#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
329#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
Maxime Ripardbac83fb2015-10-15 14:34:20 +0200330#define CONFIG_ANDROID_BOOT_IMAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200331
332#define CONFIG_FASTBOOT_FLASH
Maxime Ripard44c79872015-10-15 22:04:07 +0200333
334#ifdef CONFIG_MMC
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200335#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200336#endif
Maxime Ripard44c79872015-10-15 22:04:07 +0200337#endif
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200338
339#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200340#endif
341
Hans de Goede86b49092014-09-18 21:03:34 +0200342#ifdef CONFIG_USB_KEYBOARD
Hans de Goede86b49092014-09-18 21:03:34 +0200343#define CONFIG_PREBOOT
Hans de Goedeeab94332015-05-13 14:42:18 +0200344#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Hans de Goede86b49092014-09-18 21:03:34 +0200345#endif
346
Jonathan Liub41d7d02014-06-14 08:59:09 +0200347#define CONFIG_MISC_INIT_R
348
Ian Campbellcba69ee2014-05-05 11:52:26 +0100349#ifndef CONFIG_SPL_BUILD
350#include <config_distro_defaults.h>
Hans de Goede2ec3a612014-07-31 23:04:45 +0200351
Andre Przywara671f9ad2016-05-04 22:15:32 +0100352#ifdef CONFIG_ARM64
353/*
354 * Boards seem to come with at least 512MB of DRAM.
355 * The kernel should go at 512K, which is the default text offset (that will
356 * be adjusted at runtime if needed).
357 * There is no compression for arm64 kernels (yet), so leave some space
358 * for really big kernels, say 256MB for now.
359 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
360 * Align the initrd to a 2MB page.
361 */
Icenowy Zhengc1994892017-04-08 15:30:12 +0800362#define BOOTM_SIZE __stringify(0xa000000)
Andre Przywara671f9ad2016-05-04 22:15:32 +0100363#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
364#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
365#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
366#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
367#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
368
369#else
Hans de Goede8c95c552014-12-24 16:08:30 +0100370/*
Hans de Goede5c965ed2015-09-13 17:16:54 +0200371 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
Hans de Goede8c95c552014-12-24 16:08:30 +0100372 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
373 * 1M script, 1M pxe and the ramdisk at the end.
374 */
Icenowy Zhengc1994892017-04-08 15:30:12 +0800375#ifndef CONFIG_MACH_SUN8I_V3S
376#define BOOTM_SIZE __stringify(0xa000000)
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200377#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
378#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
379#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
380#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
381#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
Icenowy Zhengc1994892017-04-08 15:30:12 +0800382#else
383/*
384 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
385 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
386 * 1M script, 1M pxe and the ramdisk at the end.
387 */
388#define BOOTM_SIZE __stringify(0x2e00000)
389#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
390#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
391#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
392#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
393#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
394#endif
Andre Przywara671f9ad2016-05-04 22:15:32 +0100395#endif
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200396
Hans de Goede846e3252014-08-01 09:37:58 +0200397#define MEM_LAYOUT_ENV_SETTINGS \
Icenowy Zhengc1994892017-04-08 15:30:12 +0800398 "bootm_size=" BOOTM_SIZE "\0" \
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200399 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
400 "fdt_addr_r=" FDT_ADDR_R "\0" \
401 "scriptaddr=" SCRIPT_ADDR_R "\0" \
402 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
403 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
404
405#define DFU_ALT_INFO_RAM \
406 "dfu_alt_info_ram=" \
407 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
408 "fdt ram " FDT_ADDR_R " 0x100000;" \
409 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
Hans de Goede846e3252014-08-01 09:37:58 +0200410
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800411#ifdef CONFIG_MMC
412#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
Karsten Merker5a37a402015-12-16 20:59:40 +0100413#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
414#define BOOT_TARGET_DEVICES_MMC_EXTRA(func) func(MMC, mmc, 1)
415#else
416#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
417#endif
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800418#else
419#define BOOT_TARGET_DEVICES_MMC(func)
Karsten Merker5a37a402015-12-16 20:59:40 +0100420#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800421#endif
422
Hans de Goede2ec3a612014-07-31 23:04:45 +0200423#ifdef CONFIG_AHCI
424#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
425#else
426#define BOOT_TARGET_DEVICES_SCSI(func)
427#endif
428
Paul Kocialkowski2582ca02015-08-04 17:04:09 +0200429#ifdef CONFIG_USB_STORAGE
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800430#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
431#else
432#define BOOT_TARGET_DEVICES_USB(func)
433#endif
434
Bernhard Nortmannf3b589c2015-09-17 18:52:53 +0200435/* FEL boot support, auto-execute boot.scr if a script address was provided */
436#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
437 "bootcmd_fel=" \
438 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
439 "echo '(FEL boot)'; " \
440 "source ${fel_scriptaddr}; " \
441 "fi\0"
442#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
443 "fel "
444
Hans de Goede2ec3a612014-07-31 23:04:45 +0200445#define BOOT_TARGET_DEVICES(func) \
Bernhard Nortmannf3b589c2015-09-17 18:52:53 +0200446 func(FEL, fel, na) \
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800447 BOOT_TARGET_DEVICES_MMC(func) \
Karsten Merker5a37a402015-12-16 20:59:40 +0100448 BOOT_TARGET_DEVICES_MMC_EXTRA(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200449 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800450 BOOT_TARGET_DEVICES_USB(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200451 func(PXE, pxe, na) \
452 func(DHCP, dhcp, na)
453
Hans de Goede3b824022015-10-09 17:11:15 +0100454#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
455#define BOOTCMD_SUNXI_COMPAT \
456 "bootcmd_sunxi_compat=" \
457 "setenv root /dev/mmcblk0p3 rootwait; " \
458 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
459 "echo Loaded environment from uEnv.txt; " \
460 "env import -t 0x44000000 ${filesize}; " \
461 "fi; " \
462 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
463 "ext2load mmc 0 0x43000000 script.bin && " \
464 "ext2load mmc 0 0x48000000 uImage && " \
465 "bootm 0x48000000\0"
466#else
467#define BOOTCMD_SUNXI_COMPAT
468#endif
469
Hans de Goede2ec3a612014-07-31 23:04:45 +0200470#include <config_distro_bootcmd.h>
471
Hans de Goede86b49092014-09-18 21:03:34 +0200472#ifdef CONFIG_USB_KEYBOARD
473#define CONSOLE_STDIN_SETTINGS \
474 "preboot=usb start\0" \
475 "stdin=serial,usbkbd\0"
476#else
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200477#define CONSOLE_STDIN_SETTINGS \
478 "stdin=serial\0"
Hans de Goede86b49092014-09-18 21:03:34 +0200479#endif
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200480
481#ifdef CONFIG_VIDEO
482#define CONSOLE_STDOUT_SETTINGS \
483 "stdout=serial,vga\0" \
484 "stderr=serial,vga\0"
Jernej Skrabec56009452017-03-27 19:22:32 +0200485#elif CONFIG_DM_VIDEO
486#define CONFIG_SYS_WHITE_ON_BLACK
487#define CONSOLE_STDOUT_SETTINGS \
488 "stdout=serial,vidconsole\0" \
489 "stderr=serial,vidconsole\0"
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200490#else
491#define CONSOLE_STDOUT_SETTINGS \
492 "stdout=serial\0" \
493 "stderr=serial\0"
494#endif
495
Maxime Ripardc8564b22017-02-27 18:22:11 +0100496#ifdef CONFIG_MTDIDS_DEFAULT
497#define SUNXI_MTDIDS_DEFAULT \
498 "mtdids=" CONFIG_MTDIDS_DEFAULT "\0"
499#else
500#define SUNXI_MTDIDS_DEFAULT
501#endif
502
503#ifdef CONFIG_MTDPARTS_DEFAULT
504#define SUNXI_MTDPARTS_DEFAULT \
505 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
506#else
507#define SUNXI_MTDPARTS_DEFAULT
508#endif
509
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200510#define CONSOLE_ENV_SETTINGS \
511 CONSOLE_STDIN_SETTINGS \
512 CONSOLE_STDOUT_SETTINGS
513
Andreas Färber2eff3b72017-04-14 18:44:47 +0200514#ifdef CONFIG_ARM64
515#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
516#else
517#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
518#endif
519
Hans de Goede2ec3a612014-07-31 23:04:45 +0200520#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200521 CONSOLE_ENV_SETTINGS \
Hans de Goede846e3252014-08-01 09:37:58 +0200522 MEM_LAYOUT_ENV_SETTINGS \
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200523 DFU_ALT_INFO_RAM \
Andreas Färber2eff3b72017-04-14 18:44:47 +0200524 "fdtfile=" FDTFILE "\0" \
Hans de Goede846e3252014-08-01 09:37:58 +0200525 "console=ttyS0,115200\0" \
Maxime Ripardc8564b22017-02-27 18:22:11 +0100526 SUNXI_MTDIDS_DEFAULT \
527 SUNXI_MTDPARTS_DEFAULT \
Hans de Goede3b824022015-10-09 17:11:15 +0100528 BOOTCMD_SUNXI_COMPAT \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200529 BOOTENV
530
531#else /* ifndef CONFIG_SPL_BUILD */
532#define CONFIG_EXTRA_ENV_SETTINGS
Ian Campbellcba69ee2014-05-05 11:52:26 +0100533#endif
534
535#endif /* _SUNXI_COMMON_CONFIG_H */