blob: 64a190059ac3f989725d6ef6030e3b2e5e6fcd35 [file] [log] [blame]
Ian Campbellcba69ee2014-05-05 11:52:26 +01001/*
2 * (C) Copyright 2012-2012 Henrik Nordstrom <henrik@henriknordstrom.net>
3 *
4 * (C) Copyright 2007-2011
5 * Allwinner Technology Co., Ltd. <www.allwinnertech.com>
6 * Tom Cubie <tangliang@allwinnertech.com>
7 *
8 * Configuration settings for the Allwinner sunxi series of boards.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef _SUNXI_COMMON_CONFIG_H
14#define _SUNXI_COMMON_CONFIG_H
15
Hans de Goededaf6d392015-09-13 17:29:33 +020016#include <asm/arch/cpu.h>
Hans de Goedee049fe22015-05-19 22:12:31 +020017#include <linux/stringify.h>
18
Siarhei Siamashka77ef1362015-02-21 07:34:09 +020019#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
20/*
21 * The U-Boot workarounds bugs in the outdated buggy sunxi-3.4 kernels at the
22 * expense of restricting some features, so the regular machine id values can
23 * be used.
24 */
25# define CONFIG_MACH_TYPE_COMPAT_REV 0
26#else
27/*
28 * A compatibility guard to prevent loading outdated buggy sunxi-3.4 kernels.
29 * Only sunxi-3.4 kernels with appropriate fixes applied are able to pass
30 * beyond the machine id check.
31 */
32# define CONFIG_MACH_TYPE_COMPAT_REV 1
33#endif
34
Ian Campbellcba69ee2014-05-05 11:52:26 +010035/* Serial & console */
Ian Campbellcba69ee2014-05-05 11:52:26 +010036#define CONFIG_SYS_NS16550_SERIAL
37/* ns16550 reg in the low bits of cpu reg */
Ian Campbellcba69ee2014-05-05 11:52:26 +010038#define CONFIG_SYS_NS16550_CLK 24000000
Thomas Chou4fb60552015-11-19 21:48:13 +080039#ifndef CONFIG_DM_SERIAL
Simon Glass1a81cf832014-10-30 20:25:50 -060040# define CONFIG_SYS_NS16550_REG_SIZE -4
41# define CONFIG_SYS_NS16550_COM1 SUNXI_UART0_BASE
42# define CONFIG_SYS_NS16550_COM2 SUNXI_UART1_BASE
43# define CONFIG_SYS_NS16550_COM3 SUNXI_UART2_BASE
44# define CONFIG_SYS_NS16550_COM4 SUNXI_UART3_BASE
45# define CONFIG_SYS_NS16550_COM5 SUNXI_R_UART_BASE
46#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +010047
Paul Kocialkowski8a65f692015-05-16 19:52:11 +020048/* CPU */
Andre Przywarae4916e82017-02-16 01:20:19 +000049#define COUNTER_FREQUENCY 24000000
Paul Kocialkowski8a65f692015-05-16 19:52:11 +020050
Hans de Goedee049fe22015-05-19 22:12:31 +020051/*
52 * The DRAM Base differs between some models. We cannot use macros for the
53 * CONFIG_FOO defines which contain the DRAM base address since they end
54 * up unexpanded in include/autoconf.mk .
55 *
56 * So we have to have this #ifdef #else #endif block for these.
57 */
58#ifdef CONFIG_MACH_SUN9I
59#define SDRAM_OFFSET(x) 0x2##x
60#define CONFIG_SYS_SDRAM_BASE 0x20000000
61#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* default load address */
62#define CONFIG_SYS_TEXT_BASE 0x2a000000
Hans de Goedeff42d102015-09-13 13:02:48 +020063/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
64 * since it needs to fit in with the other values. By also #defining it
65 * we get warnings if the Kconfig value mismatches. */
66#define CONFIG_SPL_STACK_R_ADDR 0x2fe00000
Hans de Goedee049fe22015-05-19 22:12:31 +020067#define CONFIG_SPL_BSS_START_ADDR 0x2ff80000
68#else
69#define SDRAM_OFFSET(x) 0x4##x
Ian Campbellcba69ee2014-05-05 11:52:26 +010070#define CONFIG_SYS_SDRAM_BASE 0x40000000
Hans de Goedee049fe22015-05-19 22:12:31 +020071#define CONFIG_SYS_LOAD_ADDR 0x42000000 /* default load address */
Icenowy Zhengc1994892017-04-08 15:30:12 +080072/* V3s do not have enough memory to place code at 0x4a000000 */
73#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goedee049fe22015-05-19 22:12:31 +020074#define CONFIG_SYS_TEXT_BASE 0x4a000000
Icenowy Zhengc1994892017-04-08 15:30:12 +080075#else
76#define CONFIG_SYS_TEXT_BASE 0x42e00000
77#endif
Hans de Goedeff42d102015-09-13 13:02:48 +020078/* Note SPL_STACK_R_ADDR is set through Kconfig, we include it here
79 * since it needs to fit in with the other values. By also #defining it
80 * we get warnings if the Kconfig value mismatches. */
81#define CONFIG_SPL_STACK_R_ADDR 0x4fe00000
Hans de Goedee049fe22015-05-19 22:12:31 +020082#define CONFIG_SPL_BSS_START_ADDR 0x4ff80000
83#endif
84
85#define CONFIG_SPL_BSS_MAX_SIZE 0x00080000 /* 512 KiB */
Hans de Goedee049fe22015-05-19 22:12:31 +020086
Andre Przywarabc613d82017-02-16 01:20:23 +000087#ifdef CONFIG_SUNXI_HIGH_SRAM
Hans de Goede77fe9882015-05-20 15:27:16 +020088/*
89 * The A80's A1 sram starts at 0x00010000 rather then at 0x00000000 and is
90 * slightly bigger. Note that it is possible to map the first 32 KiB of the
91 * A1 at 0x00000000 like with older SoCs by writing 0x16aa0001 to the
92 * undocumented 0x008000e0 SYS_CTRL register. Where the 16aa is a key and
93 * the 1 actually activates the mapping of the first 32 KiB to 0x00000000.
94 */
95#define CONFIG_SYS_INIT_RAM_ADDR 0x10000
Andre Przywaraeb504fa2016-09-05 01:32:38 +010096#define CONFIG_SYS_INIT_RAM_SIZE 0x08000 /* FIXME: 40 KiB ? */
Hans de Goede77fe9882015-05-20 15:27:16 +020097#else
Ian Campbellcba69ee2014-05-05 11:52:26 +010098#define CONFIG_SYS_INIT_RAM_ADDR 0x0
99#define CONFIG_SYS_INIT_RAM_SIZE 0x8000 /* 32 KiB */
Hans de Goede77fe9882015-05-20 15:27:16 +0200100#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +0100101
102#define CONFIG_SYS_INIT_SP_OFFSET \
103 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
104#define CONFIG_SYS_INIT_SP_ADDR \
105 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
106
107#define CONFIG_NR_DRAM_BANKS 1
108#define PHYS_SDRAM_0 CONFIG_SYS_SDRAM_BASE
109#define PHYS_SDRAM_0_SIZE 0x80000000 /* 2 GiB */
110
Ian Campbella6e50a82014-07-18 20:38:41 +0100111#ifdef CONFIG_AHCI
112#define CONFIG_LIBATA
113#define CONFIG_SCSI_AHCI
114#define CONFIG_SCSI_AHCI_PLAT
115#define CONFIG_SUNXI_AHCI
Bernhard Nortmann0751b132015-06-10 10:51:40 +0200116#define CONFIG_SYS_64BIT_LBA
Ian Campbella6e50a82014-07-18 20:38:41 +0100117#define CONFIG_SYS_SCSI_MAX_SCSI_ID 1
118#define CONFIG_SYS_SCSI_MAX_LUN 1
119#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
120 CONFIG_SYS_SCSI_MAX_LUN)
Simon Glassc649e3c2016-05-01 11:36:02 -0600121#define CONFIG_SCSI
Ian Campbella6e50a82014-07-18 20:38:41 +0100122#endif
123
Ian Campbellcba69ee2014-05-05 11:52:26 +0100124#define CONFIG_SETUP_MEMORY_TAGS
125#define CONFIG_CMDLINE_TAG
126#define CONFIG_INITRD_TAG
Paul Kocialkowski9f852212015-03-28 18:35:36 +0100127#define CONFIG_SERIAL_TAG
Ian Campbellcba69ee2014-05-05 11:52:26 +0100128
Hans de Goedee5268612015-08-16 14:48:22 +0200129#ifdef CONFIG_NAND_SUNXI
Boris Brezillona0dfa882016-06-15 21:09:27 +0200130#define CONFIG_SYS_NAND_MAX_ECCPOS 1664
Boris Brezillon4ccae812016-06-15 21:09:23 +0200131#define CONFIG_SYS_NAND_ONFI_DETECTION
132#define CONFIG_SYS_MAX_NAND_DEVICE 8
Hans de Goeded482a8d2017-02-27 18:22:10 +0100133
134#define CONFIG_MTD_DEVICE
135#define CONFIG_MTD_PARTITIONS
Piotr Zierhoffer960caeb2015-07-23 14:33:03 +0200136#endif
137
Siarhei Siamashka19e99fb2016-06-07 14:28:34 +0300138#ifdef CONFIG_SPL_SPI_SUNXI
Siarhei Siamashka19e99fb2016-06-07 14:28:34 +0300139#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x8000
140#endif
141
Ian Campbelle24ea552014-05-05 14:42:31 +0100142/* mmc config */
Maxime Ripard44c79872015-10-15 22:04:07 +0200143#ifdef CONFIG_MMC
Ian Campbelle24ea552014-05-05 14:42:31 +0100144#define CONFIG_MMC_SUNXI_SLOT 0
Maxime Ripardfb1c43c2017-02-27 18:22:03 +0100145#endif
146
147#if defined(CONFIG_ENV_IS_IN_MMC)
Ian Campbelle24ea552014-05-05 14:42:31 +0100148#define CONFIG_SYS_MMC_ENV_DEV 0 /* first detected MMC controller */
Emmanuel Vadotae042be2016-11-05 20:51:11 +0100149#define CONFIG_SYS_MMC_MAX_DEVICE 4
Maxime Ripardd6a7e0c2017-03-20 15:57:22 +0100150#elif defined(CONFIG_ENV_IS_NOWHERE)
151#define CONFIG_ENV_SIZE (128 << 10)
Chen-Yu Tsaiff2b47f2014-10-22 16:47:42 +0800152#endif
Ian Campbelle24ea552014-05-05 14:42:31 +0100153
Icenowy Zhengc1994892017-04-08 15:30:12 +0800154#ifndef CONFIG_MACH_SUN8I_V3S
Hans de Goede5c965ed2015-09-13 17:16:54 +0200155/* 64MB of malloc() pool */
156#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (64 << 20))
Icenowy Zhengc1994892017-04-08 15:30:12 +0800157#else
158/* 2MB of malloc() pool */
159#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (2 << 20))
160#endif
Ian Campbellcba69ee2014-05-05 11:52:26 +0100161
162/*
163 * Miscellaneous configurable options
164 */
Ian Campbell06beadb2014-10-07 14:20:30 +0100165#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
166#define CONFIG_SYS_PBSIZE 1024 /* Print Buffer Size */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100167#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100168
169/* Boot Argument Buffer Size */
170#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
171
Ian Campbellcba69ee2014-05-05 11:52:26 +0100172/* standalone support */
Hans de Goedee049fe22015-05-19 22:12:31 +0200173#define CONFIG_STANDALONE_LOAD_ADDR CONFIG_SYS_LOAD_ADDR
Ian Campbellcba69ee2014-05-05 11:52:26 +0100174
Ian Campbellcba69ee2014-05-05 11:52:26 +0100175/* FLASH and environment organization */
176
Boris Brezillonfa5e1022015-07-27 16:21:26 +0200177#define CONFIG_SYS_MONITOR_LEN (768 << 10) /* 768 KiB */
Ian Campbellcba69ee2014-05-05 11:52:26 +0100178
Ian Campbellcba69ee2014-05-05 11:52:26 +0100179#define CONFIG_FAT_WRITE /* enable write access */
180
181#define CONFIG_SPL_FRAMEWORK
Ian Campbellcba69ee2014-05-05 11:52:26 +0100182
Andre Przywaraeb77f5c2017-01-02 11:48:45 +0000183#ifndef CONFIG_ARM64 /* AArch64 FEL support is not ready yet */
Simon Glass942cb0b2015-02-07 10:47:30 -0700184#define CONFIG_SPL_BOARD_LOAD_IMAGE
Andre Przywaraeb77f5c2017-01-02 11:48:45 +0000185#endif
Simon Glass942cb0b2015-02-07 10:47:30 -0700186
Andre Przywarabc613d82017-02-16 01:20:23 +0000187#ifdef CONFIG_SUNXI_HIGH_SRAM
Siarhei Siamashkab19236f2016-05-14 04:13:26 +0300188#define CONFIG_SPL_TEXT_BASE 0x10040 /* sram start+header */
Andre Przywarabc613d82017-02-16 01:20:23 +0000189#define CONFIG_SPL_MAX_SIZE 0x7fc0 /* 32 KiB */
190#define LOW_LEVEL_SRAM_STACK 0x00018000
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200191#else
Siarhei Siamashkab19236f2016-05-14 04:13:26 +0300192#define CONFIG_SPL_TEXT_BASE 0x40 /* sram start+header */
193#define CONFIG_SPL_MAX_SIZE 0x5fc0 /* 24KB on sun4i/sun7i */
Andre Przywarabc613d82017-02-16 01:20:23 +0000194#define LOW_LEVEL_SRAM_STACK 0x00008000 /* End of sram */
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200195#endif
Ian Campbell50827a52014-05-05 11:52:30 +0100196
Andre Przywarabc613d82017-02-16 01:20:23 +0000197#define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
198
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200199#ifndef CONFIG_ARM64
Ian Campbell50827a52014-05-05 11:52:30 +0100200#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/armv7/sunxi/u-boot-spl.lds"
Siarhei Siamashkad96ebc42016-03-29 17:29:10 +0200201#endif
Ian Campbell50827a52014-05-05 11:52:30 +0100202
Ian Campbell50827a52014-05-05 11:52:30 +0100203#define CONFIG_SPL_PAD_TO 32768 /* decimal for 'dd' */
204
Ian Campbellcba69ee2014-05-05 11:52:26 +0100205
Hans de Goede66203772014-06-13 22:55:49 +0200206/* I2C */
Jelle van der Waa0d8382a2016-02-23 18:47:19 +0100207#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
208 defined CONFIG_SY8106A_POWER
Hans de Goedead406102015-01-23 15:28:22 +0100209#endif
210
Paul Kocialkowski6c739c52015-04-10 23:09:52 +0200211#if defined CONFIG_I2C0_ENABLE || defined CONFIG_I2C1_ENABLE || \
212 defined CONFIG_I2C2_ENABLE || defined CONFIG_I2C3_ENABLE || \
Jelle van der Waa9d082682016-01-14 14:06:26 +0100213 defined CONFIG_I2C4_ENABLE || defined CONFIG_R_I2C_ENABLE
Hans de Goede8b2db322015-04-23 17:47:22 +0200214#define CONFIG_SYS_I2C
Hans de Goede66203772014-06-13 22:55:49 +0200215#define CONFIG_SYS_I2C_MVTWSI
216#define CONFIG_SYS_I2C_SPEED 400000
217#define CONFIG_SYS_I2C_SLAVE 0x7f
Hans de Goede8b2db322015-04-23 17:47:22 +0200218#endif
Hans de Goede55410082015-02-16 17:23:25 +0100219
220#if defined CONFIG_VIDEO_LCD_PANEL_I2C && !(defined CONFIG_SPL_BUILD)
221#define CONFIG_SYS_I2C_SOFT
222#define CONFIG_SYS_I2C_SOFT_SPEED 50000
223#define CONFIG_SYS_I2C_SOFT_SLAVE 0x00
Hans de Goede55410082015-02-16 17:23:25 +0100224/* We use pin names in Kconfig and sunxi_name_to_gpio() */
225#define CONFIG_SOFT_I2C_GPIO_SDA soft_i2c_gpio_sda
226#define CONFIG_SOFT_I2C_GPIO_SCL soft_i2c_gpio_scl
227#ifndef __ASSEMBLY__
228extern int soft_i2c_gpio_sda;
229extern int soft_i2c_gpio_scl;
230#endif
Hans de Goede1fc42012015-03-07 12:00:02 +0100231#define CONFIG_VIDEO_LCD_I2C_BUS 0 /* The lcd panel soft i2c is bus 0 */
232#define CONFIG_SYS_SPD_BUS_NUM 1 /* And the axp209 i2c bus is bus 1 */
233#else
234#define CONFIG_SYS_SPD_BUS_NUM 0 /* The axp209 i2c bus is bus 0 */
235#define CONFIG_VIDEO_LCD_I2C_BUS -1 /* NA, but necessary to compile */
Hans de Goede55410082015-02-16 17:23:25 +0100236#endif
237
Henrik Nordstrom14bc66b2014-06-13 22:55:50 +0200238/* PMU */
vishnupatekar95ab8fe2015-11-29 01:07:22 +0800239#if defined CONFIG_AXP152_POWER || defined CONFIG_AXP209_POWER || \
Jelle van der Waa0d8382a2016-02-23 18:47:19 +0100240 defined CONFIG_AXP221_POWER || defined CONFIG_AXP818_POWER || \
241 defined CONFIG_SY8106A_POWER
Henrik Nordstrom14bc66b2014-06-13 22:55:50 +0200242#endif
243
Hans de Goedea5da3c82015-08-01 14:44:29 +0200244#ifdef CONFIG_REQUIRE_SERIAL_CONSOLE
Hans de Goedef3133962015-02-20 16:55:12 +0100245#if CONFIG_CONS_INDEX == 1
246#ifdef CONFIG_MACH_SUN9I
247#define OF_STDOUT_PATH "/soc/serial@07000000:115200"
248#else
249#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28000:115200"
250#endif
251#elif CONFIG_CONS_INDEX == 2 && defined(CONFIG_MACH_SUN5I)
252#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28400:115200"
Laurent Itti5cd83b112015-05-05 17:02:00 -0700253#elif CONFIG_CONS_INDEX == 3 && defined(CONFIG_MACH_SUN8I)
254#define OF_STDOUT_PATH "/soc@01c00000/serial@01c28800:115200"
Hans de Goedef3133962015-02-20 16:55:12 +0100255#elif CONFIG_CONS_INDEX == 5 && defined(CONFIG_MACH_SUN8I)
256#define OF_STDOUT_PATH "/soc@01c00000/serial@01f02800:115200"
257#else
258#error Unsupported console port nr. Please fix stdout-path in sunxi-common.h.
259#endif
Hans de Goedea5da3c82015-08-01 14:44:29 +0200260#endif /* ifdef CONFIG_REQUIRE_SERIAL_CONSOLE */
Hans de Goedef3133962015-02-20 16:55:12 +0100261
Ian Campbellabce2c62014-06-05 19:00:15 +0100262/* GPIO */
263#define CONFIG_SUNXI_GPIO
Ian Campbellabce2c62014-06-05 19:00:15 +0100264
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200265#ifdef CONFIG_VIDEO
266/*
Hans de Goede5633a292015-02-02 17:13:29 +0100267 * The amount of RAM to keep free at the top of RAM when relocating u-boot,
268 * to use as framebuffer. This must be a multiple of 4096.
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200269 */
Hans de Goede5c965ed2015-09-13 17:16:54 +0200270#define CONFIG_SUNXI_MAX_FB_SIZE (16 << 20)
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200271
Luc Verhaegen2d7a0842014-08-13 07:55:07 +0200272/* Do we want to initialize a simple FB? */
273#define CONFIG_VIDEO_DT_SIMPLEFB
274
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200275#define CONFIG_VIDEO_SUNXI
276
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200277#define CONFIG_VIDEO_LOGO
Hans de Goedebe8ec632014-12-19 13:46:33 +0100278#define CONFIG_VIDEO_STD_TIMINGS
Hans de Goede75481602014-12-19 16:05:12 +0100279#define CONFIG_I2C_EDID
Hans de Goede58332f82015-08-05 00:06:47 +0200280#define VIDEO_LINE_LEN (pGD->plnSizeX)
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200281
282/* allow both serial and cfb console. */
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200283/* stop x86 thinking in cfbconsole from trying to init a pc keyboard */
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200284
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200285#endif /* CONFIG_VIDEO */
286
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200287/* Ethernet support */
288#ifdef CONFIG_SUNXI_EMAC
Hans de Goede8145dea2015-04-16 21:47:06 +0200289#define CONFIG_PHY_ADDR 1
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200290#define CONFIG_MII /* MII PHY management */
Hans de Goede8145dea2015-04-16 21:47:06 +0200291#define CONFIG_PHYLIB
Hans de Goedec26fb9d2014-06-09 11:37:00 +0200292#endif
293
Ian Campbell58358232014-05-05 11:52:28 +0100294#ifdef CONFIG_SUNXI_GMAC
Ian Campbell58358232014-05-05 11:52:28 +0100295#define CONFIG_PHY_GIGE /* GMAC can use gigabit PHY */
296#define CONFIG_PHY_ADDR 1
297#define CONFIG_MII /* MII PHY management */
Hans de Goede1eae8f62016-03-16 13:46:22 +0100298#define CONFIG_PHY_REALTEK
Ian Campbell58358232014-05-05 11:52:28 +0100299#endif
300
Paul Kocialkowski2582ca02015-08-04 17:04:09 +0200301#ifdef CONFIG_USB_EHCI_HCD
Hans de Goede6a72e802015-05-10 14:10:27 +0200302#define CONFIG_USB_OHCI_NEW
303#define CONFIG_USB_OHCI_SUNXI
304#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1
Roman Byshko3584f302014-07-24 22:54:22 +0200305#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
Hans de Goede1a800f72015-01-11 17:17:00 +0100306#endif
307
308#ifdef CONFIG_USB_MUSB_SUNXI
Paul Kocialkowski95de1e22015-08-04 17:04:06 +0200309#define CONFIG_USB_MUSB_PIO_ONLY
Hans de Goede1a800f72015-01-11 17:17:00 +0100310#endif
311
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200312#ifdef CONFIG_USB_MUSB_GADGET
Sam Protsenkoaaa4a9e2016-04-13 14:20:26 +0300313#define CONFIG_USB_FUNCTION_FASTBOOT
314#define CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200315#endif
316
317#ifdef CONFIG_USB_FUNCTION_FASTBOOT
318#define CONFIG_CMD_FASTBOOT
319#define CONFIG_FASTBOOT_BUF_ADDR CONFIG_SYS_LOAD_ADDR
320#define CONFIG_FASTBOOT_BUF_SIZE 0x2000000
Maxime Ripardbac83fb2015-10-15 14:34:20 +0200321#define CONFIG_ANDROID_BOOT_IMAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200322
323#define CONFIG_FASTBOOT_FLASH
Maxime Ripard44c79872015-10-15 22:04:07 +0200324
325#ifdef CONFIG_MMC
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200326#define CONFIG_FASTBOOT_FLASH_MMC_DEV 0
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200327#endif
Maxime Ripard44c79872015-10-15 22:04:07 +0200328#endif
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200329
330#ifdef CONFIG_USB_FUNCTION_MASS_STORAGE
Paul Kocialkowskib21144e2015-08-04 17:04:11 +0200331#endif
332
Hans de Goede86b49092014-09-18 21:03:34 +0200333#ifdef CONFIG_USB_KEYBOARD
Hans de Goede86b49092014-09-18 21:03:34 +0200334#define CONFIG_PREBOOT
Hans de Goedeeab94332015-05-13 14:42:18 +0200335#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
Hans de Goede86b49092014-09-18 21:03:34 +0200336#endif
337
Jonathan Liub41d7d02014-06-14 08:59:09 +0200338#define CONFIG_MISC_INIT_R
339
Ian Campbellcba69ee2014-05-05 11:52:26 +0100340#ifndef CONFIG_SPL_BUILD
341#include <config_distro_defaults.h>
Hans de Goede2ec3a612014-07-31 23:04:45 +0200342
Andre Przywara671f9ad2016-05-04 22:15:32 +0100343#ifdef CONFIG_ARM64
344/*
345 * Boards seem to come with at least 512MB of DRAM.
346 * The kernel should go at 512K, which is the default text offset (that will
347 * be adjusted at runtime if needed).
348 * There is no compression for arm64 kernels (yet), so leave some space
349 * for really big kernels, say 256MB for now.
350 * Scripts, PXE and DTBs should go afterwards, leaving the rest for the initrd.
351 * Align the initrd to a 2MB page.
352 */
Icenowy Zhengc1994892017-04-08 15:30:12 +0800353#define BOOTM_SIZE __stringify(0xa000000)
Andre Przywara671f9ad2016-05-04 22:15:32 +0100354#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(0080000))
355#define FDT_ADDR_R __stringify(SDRAM_OFFSET(FA00000))
356#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(FC00000))
357#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(FD00000))
358#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(FE00000))
359
360#else
Hans de Goede8c95c552014-12-24 16:08:30 +0100361/*
Hans de Goede5c965ed2015-09-13 17:16:54 +0200362 * 160M RAM (256M minimum minus 64MB heap + 32MB for u-boot, stack, fb, etc.
Hans de Goede8c95c552014-12-24 16:08:30 +0100363 * 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
364 * 1M script, 1M pxe and the ramdisk at the end.
365 */
Icenowy Zhengc1994892017-04-08 15:30:12 +0800366#ifndef CONFIG_MACH_SUN8I_V3S
367#define BOOTM_SIZE __stringify(0xa000000)
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200368#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(2000000))
369#define FDT_ADDR_R __stringify(SDRAM_OFFSET(3000000))
370#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(3100000))
371#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(3200000))
372#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(3300000))
Icenowy Zhengc1994892017-04-08 15:30:12 +0800373#else
374/*
375 * 64M RAM minus 2MB heap + 16MB for u-boot, stack, fb, etc.
376 * 16M uncompressed kernel, 8M compressed kernel, 1M fdt,
377 * 1M script, 1M pxe and the ramdisk at the end.
378 */
379#define BOOTM_SIZE __stringify(0x2e00000)
380#define KERNEL_ADDR_R __stringify(SDRAM_OFFSET(1000000))
381#define FDT_ADDR_R __stringify(SDRAM_OFFSET(1800000))
382#define SCRIPT_ADDR_R __stringify(SDRAM_OFFSET(1900000))
383#define PXEFILE_ADDR_R __stringify(SDRAM_OFFSET(1A00000))
384#define RAMDISK_ADDR_R __stringify(SDRAM_OFFSET(1B00000))
385#endif
Andre Przywara671f9ad2016-05-04 22:15:32 +0100386#endif
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200387
Hans de Goede846e3252014-08-01 09:37:58 +0200388#define MEM_LAYOUT_ENV_SETTINGS \
Icenowy Zhengc1994892017-04-08 15:30:12 +0800389 "bootm_size=" BOOTM_SIZE "\0" \
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200390 "kernel_addr_r=" KERNEL_ADDR_R "\0" \
391 "fdt_addr_r=" FDT_ADDR_R "\0" \
392 "scriptaddr=" SCRIPT_ADDR_R "\0" \
393 "pxefile_addr_r=" PXEFILE_ADDR_R "\0" \
394 "ramdisk_addr_r=" RAMDISK_ADDR_R "\0"
395
396#define DFU_ALT_INFO_RAM \
397 "dfu_alt_info_ram=" \
398 "kernel ram " KERNEL_ADDR_R " 0x1000000;" \
399 "fdt ram " FDT_ADDR_R " 0x100000;" \
400 "ramdisk ram " RAMDISK_ADDR_R " 0x4000000\0"
Hans de Goede846e3252014-08-01 09:37:58 +0200401
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800402#ifdef CONFIG_MMC
403#define BOOT_TARGET_DEVICES_MMC(func) func(MMC, mmc, 0)
Karsten Merker5a37a402015-12-16 20:59:40 +0100404#if CONFIG_MMC_SUNXI_SLOT_EXTRA != -1
405#define BOOT_TARGET_DEVICES_MMC_EXTRA(func) func(MMC, mmc, 1)
406#else
407#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
408#endif
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800409#else
410#define BOOT_TARGET_DEVICES_MMC(func)
Karsten Merker5a37a402015-12-16 20:59:40 +0100411#define BOOT_TARGET_DEVICES_MMC_EXTRA(func)
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800412#endif
413
Hans de Goede2ec3a612014-07-31 23:04:45 +0200414#ifdef CONFIG_AHCI
415#define BOOT_TARGET_DEVICES_SCSI(func) func(SCSI, scsi, 0)
416#else
417#define BOOT_TARGET_DEVICES_SCSI(func)
418#endif
419
Paul Kocialkowski2582ca02015-08-04 17:04:09 +0200420#ifdef CONFIG_USB_STORAGE
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800421#define BOOT_TARGET_DEVICES_USB(func) func(USB, usb, 0)
422#else
423#define BOOT_TARGET_DEVICES_USB(func)
424#endif
425
Bernhard Nortmannf3b589c2015-09-17 18:52:53 +0200426/* FEL boot support, auto-execute boot.scr if a script address was provided */
427#define BOOTENV_DEV_FEL(devtypeu, devtypel, instance) \
428 "bootcmd_fel=" \
429 "if test -n ${fel_booted} && test -n ${fel_scriptaddr}; then " \
430 "echo '(FEL boot)'; " \
431 "source ${fel_scriptaddr}; " \
432 "fi\0"
433#define BOOTENV_DEV_NAME_FEL(devtypeu, devtypel, instance) \
434 "fel "
435
Hans de Goede2ec3a612014-07-31 23:04:45 +0200436#define BOOT_TARGET_DEVICES(func) \
Bernhard Nortmannf3b589c2015-09-17 18:52:53 +0200437 func(FEL, fel, na) \
Chen-Yu Tsai41f8e9f2014-10-07 15:11:49 +0800438 BOOT_TARGET_DEVICES_MMC(func) \
Karsten Merker5a37a402015-12-16 20:59:40 +0100439 BOOT_TARGET_DEVICES_MMC_EXTRA(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200440 BOOT_TARGET_DEVICES_SCSI(func) \
Chen-Yu Tsai859b3f12014-10-03 20:16:22 +0800441 BOOT_TARGET_DEVICES_USB(func) \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200442 func(PXE, pxe, na) \
443 func(DHCP, dhcp, na)
444
Hans de Goede3b824022015-10-09 17:11:15 +0100445#ifdef CONFIG_OLD_SUNXI_KERNEL_COMPAT
446#define BOOTCMD_SUNXI_COMPAT \
447 "bootcmd_sunxi_compat=" \
448 "setenv root /dev/mmcblk0p3 rootwait; " \
449 "if ext2load mmc 0 0x44000000 uEnv.txt; then " \
450 "echo Loaded environment from uEnv.txt; " \
451 "env import -t 0x44000000 ${filesize}; " \
452 "fi; " \
453 "setenv bootargs console=${console} root=${root} ${extraargs}; " \
454 "ext2load mmc 0 0x43000000 script.bin && " \
455 "ext2load mmc 0 0x48000000 uImage && " \
456 "bootm 0x48000000\0"
457#else
458#define BOOTCMD_SUNXI_COMPAT
459#endif
460
Hans de Goede2ec3a612014-07-31 23:04:45 +0200461#include <config_distro_bootcmd.h>
462
Hans de Goede86b49092014-09-18 21:03:34 +0200463#ifdef CONFIG_USB_KEYBOARD
464#define CONSOLE_STDIN_SETTINGS \
465 "preboot=usb start\0" \
466 "stdin=serial,usbkbd\0"
467#else
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200468#define CONSOLE_STDIN_SETTINGS \
469 "stdin=serial\0"
Hans de Goede86b49092014-09-18 21:03:34 +0200470#endif
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200471
472#ifdef CONFIG_VIDEO
473#define CONSOLE_STDOUT_SETTINGS \
474 "stdout=serial,vga\0" \
475 "stderr=serial,vga\0"
476#else
477#define CONSOLE_STDOUT_SETTINGS \
478 "stdout=serial\0" \
479 "stderr=serial\0"
480#endif
481
Maxime Ripardc8564b22017-02-27 18:22:11 +0100482#ifdef CONFIG_MTDIDS_DEFAULT
483#define SUNXI_MTDIDS_DEFAULT \
484 "mtdids=" CONFIG_MTDIDS_DEFAULT "\0"
485#else
486#define SUNXI_MTDIDS_DEFAULT
487#endif
488
489#ifdef CONFIG_MTDPARTS_DEFAULT
490#define SUNXI_MTDPARTS_DEFAULT \
491 "mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0"
492#else
493#define SUNXI_MTDPARTS_DEFAULT
494#endif
495
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200496#define CONSOLE_ENV_SETTINGS \
497 CONSOLE_STDIN_SETTINGS \
498 CONSOLE_STDOUT_SETTINGS
499
Andreas Färber2eff3b72017-04-14 18:44:47 +0200500#ifdef CONFIG_ARM64
501#define FDTFILE "allwinner/" CONFIG_DEFAULT_DEVICE_TREE ".dtb"
502#else
503#define FDTFILE CONFIG_DEFAULT_DEVICE_TREE ".dtb"
504#endif
505
Hans de Goede2ec3a612014-07-31 23:04:45 +0200506#define CONFIG_EXTRA_ENV_SETTINGS \
Luc Verhaegen7f2c5212014-08-13 07:55:06 +0200507 CONSOLE_ENV_SETTINGS \
Hans de Goede846e3252014-08-01 09:37:58 +0200508 MEM_LAYOUT_ENV_SETTINGS \
Siarhei Siamashka2a909c52015-10-25 06:44:46 +0200509 DFU_ALT_INFO_RAM \
Andreas Färber2eff3b72017-04-14 18:44:47 +0200510 "fdtfile=" FDTFILE "\0" \
Hans de Goede846e3252014-08-01 09:37:58 +0200511 "console=ttyS0,115200\0" \
Maxime Ripardc8564b22017-02-27 18:22:11 +0100512 SUNXI_MTDIDS_DEFAULT \
513 SUNXI_MTDPARTS_DEFAULT \
Hans de Goede3b824022015-10-09 17:11:15 +0100514 BOOTCMD_SUNXI_COMPAT \
Hans de Goede2ec3a612014-07-31 23:04:45 +0200515 BOOTENV
516
517#else /* ifndef CONFIG_SPL_BUILD */
518#define CONFIG_EXTRA_ENV_SETTINGS
Ian Campbellcba69ee2014-05-05 11:52:26 +0100519#endif
520
521#endif /* _SUNXI_COMMON_CONFIG_H */