blob: 361ada1fc7a1055c00dc2477ee5870b7d32fb9b4 [file] [log] [blame]
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09001/*
2 * Configuation settings for the bonito board
3 *
4 * Copyright (C) 2012 Renesas Solutions Corp.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09007 */
8
9#ifndef __ARMADILLO_800EVA_H
10#define __ARMADILLO_800EVA_H
11
12#undef DEBUG
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090013#define CONFIG_R8A7740
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090014#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Armadillo-800EVA Board\n"
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090015#define CONFIG_SH_GPIO_PFC
16
17#include <asm/arch/rmobile.h>
18
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090019#define CONFIG_CMD_DFL
20#define CONFIG_CMD_SDRAM
Nobuhiro Iwamatsu09a3be02012-08-09 15:38:47 +090021
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090022#define BOARD_LATE_INIT
23
24#define CONFIG_BAUDRATE 115200
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090025#define CONFIG_BOOTARGS ""
26
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090027#undef CONFIG_SHOW_BOOT_PROGRESS
28
29#define CONFIG_ARCH_CPU_INIT
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090030#define CONFIG_TMU_TIMER
31#define CONFIG_SYS_DCACHE_OFF
32
33/* STACK */
34#define CONFIG_SYS_INIT_SP_ADDR 0xE8083000
35#define STACK_AREA_SIZE 0xC000
36#define LOW_LEVEL_MERAM_STACK \
37 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
38
39/* MEMORY */
40#define ARMADILLO_800EVA_SDRAM_BASE 0x40000000
41#define ARMADILLO_800EVA_SDRAM_SIZE (512 * 1024 * 1024)
42
43#define CONFIG_SYS_LONGHELP
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090044#define CONFIG_SYS_CBSIZE 256
45#define CONFIG_SYS_PBSIZE 256
46#define CONFIG_SYS_MAXARGS 16
47#define CONFIG_SYS_BARGSIZE 512
48#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
49
50/* SCIF */
51#define CONFIG_SCIF_CONSOLE
52#define CONFIG_CONS_SCIF1
53#define SCIF0_BASE 0xe6c40000
54#define SCIF1_BASE 0xe6c50000
55#define SCIF2_BASE 0xe6c60000
56#define SCIF4_BASE 0xe6c80000
57#define CONFIG_SCIF_A
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090058
59#define CONFIG_SYS_MEMTEST_START (ARMADILLO_800EVA_SDRAM_BASE)
60#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
61 504 * 1024 * 1024)
62#undef CONFIG_SYS_ALT_MEMTEST
63#undef CONFIG_SYS_MEMTEST_SCRATCH
64#undef CONFIG_SYS_LOADS_BAUD_CHANGE
65
66#define CONFIG_SYS_SDRAM_BASE (ARMADILLO_800EVA_SDRAM_BASE)
67#define CONFIG_SYS_SDRAM_SIZE (ARMADILLO_800EVA_SDRAM_SIZE)
68#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
69 64 * 1024 * 1024)
70#define CONFIG_NR_DRAM_BANKS 1
71
72#define CONFIG_SYS_MONITOR_BASE 0x00000000
73#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
74#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090075#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
76#define CONFIG_SYS_TEXT_BASE 0xE80C0000
77
78/* FLASH */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090079#define CONFIG_SYS_FLASH_CFI
80#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
81#define CONFIG_SYS_FLASH_BASE 0x00000000
82#define CONFIG_SYS_MAX_FLASH_SECT 512
83#define CONFIG_SYS_MAX_FLASH_BANKS 1
84#define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
85
86#define CONFIG_SYS_FLASH_ERASE_TOUT 3000
87#define CONFIG_SYS_FLASH_WRITE_TOUT 3000
88#define CONFIG_SYS_FLASH_LOCK_TOUT 3000
89#define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
90
91/* ENV setting */
92#define CONFIG_ENV_IS_IN_FLASH
93#define CONFIG_ENV_OVERWRITE 1
94#define CONFIG_ENV_SECT_SIZE (128 * 1024)
95#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
96 CONFIG_SYS_MONITOR_LEN)
97#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
98#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
99#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
100
101/* SH Ether */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900102#define CONFIG_SH_ETHER
103#define CONFIG_SH_ETHER_USE_PORT 0
104#define CONFIG_SH_ETHER_PHY_ADDR 0x0
105#define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000
106#define CONFIG_SH_ETHER_SH7734_MII (0x01)
107#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
108#define CONFIG_PHYLIB
109#define CONFIG_PHY_SMSC
110#define CONFIG_BITBANGMII
111#define CONFIG_BITBANGMII_MULTI
112
113/* Board Clock */
114#define CONFIG_SYS_CLK_FREQ 50000000
Nobuhiro Iwamatsu717ceb62013-09-30 10:30:41 +0900115#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
116#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900117#define CONFIG_SYS_TMU_CLK_DIV 4
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900118
119#endif /* __ARMADILLO_800EVA_H */