blob: 0bd8d7b22c4df6297477d52683d48f11857103d2 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Patrice Chotard246771b2017-09-13 18:00:12 +02002/*
Patrice Chotard3bc599c2017-10-23 09:53:58 +02003 * Copyright (C) 2017, STMicroelectronics - All Rights Reserved
Patrice Chotard0f8106f2020-12-02 18:47:30 +01004 * Author(s): Patrice Chotard, <patrice.chotard@foss.st.com> for STMicroelectronics.
Patrice Chotard246771b2017-09-13 18:00:12 +02005 */
6
7#include <common.h>
Simon Glass691d7192020-05-10 11:40:02 -06008#include <init.h>
Patrice Chotard246771b2017-09-13 18:00:12 +02009#include <asm/io.h>
Lokesh Vutlaf2ef2042018-04-26 18:21:30 +053010#include <asm/armv7_mpu.h>
Patrice Chotard246771b2017-09-13 18:00:12 +020011
Patrice Chotard246771b2017-09-13 18:00:12 +020012int arch_cpu_init(void)
13{
14 int i;
15
16 struct mpu_region_config stm32_region_config[] = {
17 /*
Patrice Chotardf5bd13e2018-02-28 17:15:00 +010018 * Make SDRAM area cacheable & executable.
Patrice Chotard246771b2017-09-13 18:00:12 +020019 */
Patrice Chotardf5bd13e2018-02-28 17:15:00 +010020#if defined(CONFIG_STM32F4)
Patrice Chotard246771b2017-09-13 18:00:12 +020021 { 0x00000000, REGION_0, XN_DIS, PRIV_RW_USR_RW,
Patrice Chotard36cb7932019-06-25 13:24:03 +020022 O_I_WB_RD_WR_ALLOC, REGION_512MB },
Patrice Chotardf5bd13e2018-02-28 17:15:00 +010023#endif
Patrice Chotard246771b2017-09-13 18:00:12 +020024
Patrice Chotard16f6cb42019-04-26 10:52:51 +020025 { 0x90000000, REGION_1, XN_DIS, PRIV_RW_USR_RW,
26 SHARED_WRITE_BUFFERED, REGION_256MB },
27
Patrice Chotard362612d2018-10-02 09:03:10 +020028#if defined(CONFIG_STM32F7) || defined(CONFIG_STM32H7)
Patrice Chotardf5bd13e2018-02-28 17:15:00 +010029 { 0xC0000000, REGION_0, XN_DIS, PRIV_RW_USR_RW,
Patrice Chotard362612d2018-10-02 09:03:10 +020030 O_I_WB_RD_WR_ALLOC, REGION_512MB },
Patrice Chotardc729fb22017-11-16 08:59:21 +010031#endif
Patrice Chotard246771b2017-09-13 18:00:12 +020032 };
33
34 disable_mpu();
35 for (i = 0; i < ARRAY_SIZE(stm32_region_config); i++)
36 mpu_config(&stm32_region_config[i]);
37 enable_mpu();
38
39 return 0;
40}