blob: aca385d5e59f69367fb62e5fca00e708a436b6bc [file] [log] [blame]
Jagan Tekide823052015-06-27 22:35:14 +05301menu "SPI Support"
2
Masahiro Yamadada333ae2014-10-23 22:26:09 +09003config DM_SPI
4 bool "Enable Driver Model for SPI drivers"
5 depends on DM
6 help
Simon Glassf94a1be2015-02-05 21:41:35 -07007 Enable driver model for SPI. The SPI slave interface
8 (spi_setup_slave(), spi_xfer(), etc.) is then implemented by
9 the SPI uclass. Drivers provide methods to access the SPI
10 buses that they control. The uclass interface is defined in
11 include/spi.h. The existing spi_slave structure is attached
12 as 'parent data' to every slave on each bus. Slaves
13 typically use driver-private data instead of extending the
14 spi_slave structure.
Simon Glass892cac72015-03-06 13:19:05 -070015
Jagan Tekie4976af2015-06-27 22:37:00 +053016if DM_SPI
17
Thomas Chou15a56f92015-10-14 08:33:34 +080018config ALTERA_SPI
19 bool "Altera SPI driver"
20 help
21 Enable the Altera SPI driver. This driver can be used to
22 access the SPI NOR flash on platforms embedding this Altera
23 IP core. Please find details on the "Embedded Peripherals IP
24 User Guide" of Altera.
25
Wills Wangb85dc462016-03-16 16:59:58 +080026config ATH79_SPI
27 bool "Atheros SPI driver"
28 depends on ARCH_ATH79
29 help
30 Enable the Atheros ar7xxx/ar9xxx SoC SPI driver, it was used
31 to access SPI NOR flash and other SPI peripherals. This driver
32 uses driver model and requires a device tree binding to operate.
33 please refer to doc/device-tree-bindings/spi/spi-ath79.txt.
34
Jagan Tekie4976af2015-06-27 22:37:00 +053035config CADENCE_QSPI
36 bool "Cadence QSPI driver"
37 help
38 Enable the Cadence Quad-SPI (QSPI) driver. This driver can be
39 used to access the SPI NOR flash on platforms embedding this
40 Cadence IP core.
41
42config DESIGNWARE_SPI
43 bool "Designware SPI driver"
44 help
45 Enable the Designware SPI driver. This driver can be used to
46 access the SPI NOR flash on platforms embedding this Designware
47 IP core.
48
Jagan Tekic354eee2015-06-27 15:32:19 +053049config EXYNOS_SPI
50 bool "Samsung Exynos SPI driver"
51 help
52 Enable the Samsung Exynos SPI driver. This driver can be used to
53 access the SPI NOR flash on platforms embedding this Samsung
54 Exynos IP core.
55
Jagan Teki94ea3082015-06-27 14:17:06 +053056config FSL_DSPI
57 bool "Freescale DSPI driver"
58 help
59 Enable the Freescale DSPI driver. This driver can be used to
60 access the SPI NOR flash and SPI Data flash on platforms embedding
61 this Freescale DSPI IP core. LS102xA and Colibri VF50/VF61 platforms
62 use this driver.
63
Jagan Teki91c22d02015-06-27 15:23:07 +053064config FSL_QSPI
65 bool "Freescale QSPI driver"
66 help
67 Enable the Freescale Quad-SPI (QSPI) driver. This driver can be
68 used to access the SPI NOR flash on platforms embedding this
69 Freescale IP core.
70
Jagan Teki45636012015-06-27 15:43:27 +053071config ICH_SPI
72 bool "Intel ICH SPI driver"
73 help
74 Enable the Intel ICH SPI driver. This driver can be used to
75 access the SPI NOR flash on platforms embedding this Intel
76 ICH IP core.
77
Purna Chandra Mandale19b9002016-06-02 14:26:08 +053078config PIC32_SPI
79 bool "Microchip PIC32 SPI driver"
80 depends on MACH_PIC32
81 help
82 Enable the Microchip PIC32 SPI driver. This driver can be used
83 to access the SPI NOR flash, MMC-over-SPI on platforms based on
84 Microchip PIC32 family devices.
85
Simon Glass1b2fd5b2015-09-01 19:19:37 -060086config ROCKCHIP_SPI
87 bool "Rockchip SPI driver"
88 help
89 Enable the Rockchip SPI driver, used to access SPI NOR flash and
90 other SPI peripherals (such as the Chrome OS EC) on Rockchip SoCs.
91 This uses driver model and requires a device tree binding to
92 operate.
93
Simon Glass892cac72015-03-06 13:19:05 -070094config SANDBOX_SPI
95 bool "Sandbox SPI driver"
96 depends on SANDBOX && DM
97 help
98 Enable SPI support for sandbox. This is an emulation of a real SPI
99 bus. Devices can be attached to the bus using the device tree
100 which specifies the driver to use. As an example, see this device
101 tree fragment from sandbox.dts. It shows that the SPI bus has a
102 single flash device on chip select 0 which is emulated by the driver
103 for "sandbox,spi-flash", which is in drivers/mtd/spi/sandbox.c.
104
105 spi@0 {
106 #address-cells = <1>;
107 #size-cells = <0>;
108 reg = <0>;
109 compatible = "sandbox,spi";
110 cs-gpios = <0>, <&gpio_a 0>;
111 flash@0 {
112 reg = <0>;
113 compatible = "spansion,m25p16", "sandbox,spi-flash";
114 spi-max-frequency = <40000000>;
115 sandbox,filename = "spi.bin";
116 };
Jagan Tekie4976af2015-06-27 22:37:00 +0530117 };
Jagan Tekif924a202015-06-27 04:41:11 +0530118
Jagan Teki5bf9a2d2015-06-27 15:57:53 +0530119config TEGRA114_SPI
120 bool "nVidia Tegra114 SPI driver"
121 help
122 Enable the nVidia Tegra114 SPI driver. This driver can be used to
123 access the SPI NOR flash on platforms embedding this nVidia Tegra114
124 IP core.
125
126 This controller is different than the older SoCs SPI controller and
127 also register interface get changed with this controller.
128
Jagan Teki2f3e6f82015-06-27 16:04:05 +0530129config TEGRA20_SFLASH
130 bool "nVidia Tegra20 Serial Flash controller driver"
131 help
132 Enable the nVidia Tegra20 Serial Flash controller driver. This driver
133 can be used to access the SPI NOR flash on platforms embedding this
134 nVidia Tegra20 IP core.
135
Jagan Teki44958302015-06-27 16:07:54 +0530136config TEGRA20_SLINK
137 bool "nVidia Tegra20/Tegra30 SLINK driver"
138 help
139 Enable the nVidia Tegra20/Tegra30 SLINK driver. This driver can
140 be used to access the SPI NOR flash on platforms embedding this
141 nVidia Tegra20/Tegra30 IP cores.
142
Tom Warren4e675ff2015-10-12 14:50:54 -0700143config TEGRA210_QSPI
144 bool "nVidia Tegra210 QSPI driver"
145 help
146 Enable the Tegra Quad-SPI (QSPI) driver for T210. This driver
147 be used to access SPI chips on platforms embedding this
148 NVIDIA Tegra210 IP core.
149
Jagan Teki075143d2015-06-27 04:32:43 +0530150config XILINX_SPI
151 bool "Xilinx SPI driver"
Jagan Teki075143d2015-06-27 04:32:43 +0530152 help
153 Enable the Xilinx SPI driver from the Xilinx EDK. This SPI
154 controller support 8 bit SPI transfers only, with or w/o FIFO.
155 For more info on Xilinx SPI Register Definitions and Overview
156 see driver file - drivers/spi/xilinx_spi.c
157
Jagan Tekidf30a422015-06-27 00:51:38 +0530158config ZYNQ_SPI
159 bool "Zynq SPI driver"
Michal Simek8e4920e2015-12-07 11:33:58 +0100160 depends on ARCH_ZYNQ || ARCH_ZYNQMP
Jagan Tekidf30a422015-06-27 00:51:38 +0530161 help
162 Enable the Zynq SPI driver. This driver can be used to
163 access the SPI NOR flash on platforms embedding this Zynq
164 SPI IP core.
Jagan Tekide823052015-06-27 22:35:14 +0530165
Jagan Teki78a025a2015-08-16 00:19:38 +0530166config ZYNQ_QSPI
167 bool "Zynq QSPI driver"
168 depends on ARCH_ZYNQ
169 help
170 Enable the Zynq Quad-SPI (QSPI) driver. This driver can be
171 used to access the SPI NOR flash on platforms embedding this
172 Zynq QSPI IP core. This IP is used to connect the flash in
173 4-bit qspi, 8-bit dual stacked and shared 4-bit dual parallel.
174
Jagan Teki77b8d042016-03-14 22:41:24 +0530175config OMAP3_SPI
176 bool "McSPI driver for OMAP"
177 help
178 SPI master controller for OMAP24XX and later Multichannel SPI
179 (McSPI). This driver be used to access SPI chips on platforms
180 embedding this OMAP3 McSPI IP core.
181
Jagan Tekie4976af2015-06-27 22:37:00 +0530182endif # if DM_SPI
183
Jagan Teki3debffa2015-06-27 15:21:36 +0530184config FSL_ESPI
185 bool "Freescale eSPI driver"
186 help
187 Enable the Freescale eSPI driver. This driver can be used to
188 access the SPI interface and SPI NOR flash on platforms embedding
189 this Freescale eSPI IP core.
190
Jagan Tekie4976af2015-06-27 22:37:00 +0530191config TI_QSPI
192 bool "TI QSPI driver"
193 help
194 Enable the TI Quad-SPI (QSPI) driver for DRA7xx and AM43xx evms.
195 This driver support spi flash single, quad and memory reads.
196
Jagan Tekide823052015-06-27 22:35:14 +0530197endmenu # menu "SPI Support"