blob: 71c4a1f08d62c49d89908714a2cf4c98c8d81849 [file] [log] [blame]
David Feng12916822013-12-14 11:47:37 +08001/*
2 * Configuration for Versatile Express. Parts were derived from other ARM
3 * configurations.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __VEXPRESS_AEMV8A_H
9#define __VEXPRESS_AEMV8A_H
10
Linus Walleijf91afc42015-01-23 11:50:53 +010011#ifdef CONFIG_TARGET_VEXPRESS64_BASE_FVP
Darwin Rambo261d2762014-06-09 11:12:59 -070012#ifndef CONFIG_SEMIHOSTING
Linus Walleijf91afc42015-01-23 11:50:53 +010013#error CONFIG_TARGET_VEXPRESS64_BASE_FVP requires CONFIG_SEMIHOSTING
Darwin Rambo261d2762014-06-09 11:12:59 -070014#endif
Darwin Rambo261d2762014-06-09 11:12:59 -070015#define CONFIG_ARMV8_SWITCH_TO_EL1
16#endif
17
David Feng12916822013-12-14 11:47:37 +080018#define CONFIG_REMAKE_ELF
19
David Feng12916822013-12-14 11:47:37 +080020#define CONFIG_SUPPORT_RAW_INITRD
21
David Feng12916822013-12-14 11:47:37 +080022#define CONFIG_IDENT_STRING " vexpress_aemv8a"
David Feng12916822013-12-14 11:47:37 +080023
24/* Link Definitions */
Ryan Harkinfc04b922015-10-09 17:18:02 +010025#if defined(CONFIG_TARGET_VEXPRESS64_BASE_FVP) || \
26 defined(CONFIG_TARGET_VEXPRESS64_BASE_FVP_DRAM)
Darwin Rambo261d2762014-06-09 11:12:59 -070027/* ATF loads u-boot here for BASE_FVP model */
28#define CONFIG_SYS_TEXT_BASE 0x88000000
29#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x03f00000)
Linus Walleijffc10372015-01-23 14:41:10 +010030#elif CONFIG_TARGET_VEXPRESS64_JUNO
31#define CONFIG_SYS_TEXT_BASE 0xe0000000
32#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
Darwin Rambo261d2762014-06-09 11:12:59 -070033#endif
David Feng12916822013-12-14 11:47:37 +080034
Ryan Harkin0d3012a2015-10-09 17:18:01 +010035#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
36
David Feng12916822013-12-14 11:47:37 +080037/* CS register bases for the original memory map. */
38#define V2M_PA_CS0 0x00000000
39#define V2M_PA_CS1 0x14000000
40#define V2M_PA_CS2 0x18000000
41#define V2M_PA_CS3 0x1c000000
42#define V2M_PA_CS4 0x0c000000
43#define V2M_PA_CS5 0x10000000
44
45#define V2M_PERIPH_OFFSET(x) (x << 16)
46#define V2M_SYSREGS (V2M_PA_CS3 + V2M_PERIPH_OFFSET(1))
47#define V2M_SYSCTL (V2M_PA_CS3 + V2M_PERIPH_OFFSET(2))
48#define V2M_SERIAL_BUS_PCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(3))
49
50#define V2M_BASE 0x80000000
51
David Feng12916822013-12-14 11:47:37 +080052/* Common peripherals relative to CS7. */
53#define V2M_AACI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(4))
54#define V2M_MMCI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(5))
55#define V2M_KMI0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(6))
56#define V2M_KMI1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(7))
57
Linus Walleijffc10372015-01-23 14:41:10 +010058#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
59#define V2M_UART0 0x7ff80000
60#define V2M_UART1 0x7ff70000
61#else /* Not Juno */
David Feng12916822013-12-14 11:47:37 +080062#define V2M_UART0 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(9))
63#define V2M_UART1 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(10))
64#define V2M_UART2 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(11))
65#define V2M_UART3 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(12))
Linus Walleijffc10372015-01-23 14:41:10 +010066#endif
David Feng12916822013-12-14 11:47:37 +080067
68#define V2M_WDT (V2M_PA_CS3 + V2M_PERIPH_OFFSET(15))
69
70#define V2M_TIMER01 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(17))
71#define V2M_TIMER23 (V2M_PA_CS3 + V2M_PERIPH_OFFSET(18))
72
73#define V2M_SERIAL_BUS_DVI (V2M_PA_CS3 + V2M_PERIPH_OFFSET(22))
74#define V2M_RTC (V2M_PA_CS3 + V2M_PERIPH_OFFSET(23))
75
76#define V2M_CF (V2M_PA_CS3 + V2M_PERIPH_OFFSET(26))
77
78#define V2M_CLCD (V2M_PA_CS3 + V2M_PERIPH_OFFSET(31))
79
80/* System register offsets. */
81#define V2M_SYS_CFGDATA (V2M_SYSREGS + 0x0a0)
82#define V2M_SYS_CFGCTRL (V2M_SYSREGS + 0x0a4)
83#define V2M_SYS_CFGSTAT (V2M_SYSREGS + 0x0a8)
84
85/* Generic Timer Definitions */
86#define COUNTER_FREQUENCY (0x1800000) /* 24MHz */
87
88/* Generic Interrupt Controller Definitions */
David Fengc71645a2014-03-14 14:26:27 +080089#ifdef CONFIG_GICV3
90#define GICD_BASE (0x2f000000)
91#define GICR_BASE (0x2f100000)
92#else
Darwin Rambo261d2762014-06-09 11:12:59 -070093
Ryan Harkinfc04b922015-10-09 17:18:02 +010094#if defined(CONFIG_TARGET_VEXPRESS64_BASE_FVP) || \
95 defined(CONFIG_TARGET_VEXPRESS64_BASE_FVP_DRAM)
Darwin Rambo261d2762014-06-09 11:12:59 -070096#define GICD_BASE (0x2f000000)
97#define GICC_BASE (0x2c000000)
Linus Walleijffc10372015-01-23 14:41:10 +010098#elif CONFIG_TARGET_VEXPRESS64_JUNO
99#define GICD_BASE (0x2C010000)
100#define GICC_BASE (0x2C02f000)
David Fengc71645a2014-03-14 14:26:27 +0800101#endif
Linus Walleij03314f02015-03-23 11:06:14 +0100102#endif /* !CONFIG_GICV3 */
David Feng12916822013-12-14 11:47:37 +0800103
David Feng12916822013-12-14 11:47:37 +0800104/* Size of malloc() pool */
Tom Rini5bcae132014-08-14 06:42:37 -0400105#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (8 << 20))
David Feng12916822013-12-14 11:47:37 +0800106
Linus Walleijb31f9d72015-02-17 11:35:25 +0100107/* Ethernet Configuration */
108#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
109/* The real hardware Versatile express uses SMSC9118 */
110#define CONFIG_SMC911X 1
111#define CONFIG_SMC911X_32_BIT 1
112#define CONFIG_SMC911X_BASE (0x018000000)
113#else
114/* The Vexpress64 simulators use SMSC91C111 */
Bhupesh Sharma3865ceb2014-01-16 09:47:40 -0600115#define CONFIG_SMC91111 1
116#define CONFIG_SMC91111_BASE (0x01A000000)
Linus Walleijb31f9d72015-02-17 11:35:25 +0100117#endif
David Feng12916822013-12-14 11:47:37 +0800118
119/* PL011 Serial Configuration */
Linus Walleijd280ea02015-04-14 10:01:35 +0200120#define CONFIG_BAUDRATE 115200
David Fengd8bafe132015-01-31 11:55:29 +0800121#define CONFIG_CONS_INDEX 0
Linus Walleijd280ea02015-04-14 10:01:35 +0200122#define CONFIG_PL01X_SERIAL
David Feng12916822013-12-14 11:47:37 +0800123#define CONFIG_PL011_SERIAL
Linus Walleijffc10372015-01-23 14:41:10 +0100124#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
125#define CONFIG_PL011_CLOCK 7273800
126#else
David Feng12916822013-12-14 11:47:37 +0800127#define CONFIG_PL011_CLOCK 24000000
Linus Walleijffc10372015-01-23 14:41:10 +0100128#endif
David Feng12916822013-12-14 11:47:37 +0800129
130/* Command line configuration */
131#define CONFIG_MENU
132/*#define CONFIG_MENU_SHOW*/
Tom Rini67172522014-08-14 06:42:38 -0400133#define CONFIG_CMD_UNZIP
David Feng12916822013-12-14 11:47:37 +0800134#define CONFIG_CMD_PXE
135#define CONFIG_CMD_ENV
David Feng12916822013-12-14 11:47:37 +0800136#define CONFIG_DOS_PARTITION
137
138/* BOOTP options */
139#define CONFIG_BOOTP_BOOTFILESIZE
140#define CONFIG_BOOTP_BOOTPATH
141#define CONFIG_BOOTP_GATEWAY
142#define CONFIG_BOOTP_HOSTNAME
143#define CONFIG_BOOTP_PXE
David Feng12916822013-12-14 11:47:37 +0800144
145/* Miscellaneous configurable options */
146#define CONFIG_SYS_LOAD_ADDR (V2M_BASE + 0x10000000)
147
148/* Physical Memory Map */
David Feng12916822013-12-14 11:47:37 +0800149#define PHYS_SDRAM_1 (V2M_BASE) /* SDRAM Bank #1 */
Linus Walleij30355702015-05-11 10:03:57 +0200150/* Top 16MB reserved for secure world use */
151#define DRAM_SEC_SIZE 0x01000000
152#define PHYS_SDRAM_1_SIZE 0x80000000 - DRAM_SEC_SIZE
153#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
154
Ryan Harkin2c2b2182015-11-18 10:39:07 +0000155#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
156#define CONFIG_NR_DRAM_BANKS 2
157#define PHYS_SDRAM_2 (0x880000000)
158#define PHYS_SDRAM_2_SIZE 0x180000000
159#else
160#define CONFIG_NR_DRAM_BANKS 1
161#endif
162
Linus Walleij30355702015-05-11 10:03:57 +0200163/* Enable memtest */
Linus Walleij30355702015-05-11 10:03:57 +0200164#define CONFIG_SYS_MEMTEST_START PHYS_SDRAM_1
165#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1 + PHYS_SDRAM_1_SIZE)
David Feng12916822013-12-14 11:47:37 +0800166
167/* Initial environment variables */
Linus Walleij10d14912015-04-05 01:48:32 +0200168#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
169/*
170 * Defines where the kernel and FDT exist in NOR flash and where it will
171 * be copied into DRAM
172 */
173#define CONFIG_EXTRA_ENV_SETTINGS \
Ryan Harkinecbed5d2015-10-09 17:18:07 +0100174 "kernel_name=norkern\0" \
175 "kernel_alt_name=Image\0" \
Andre Przywara7babe482016-01-04 15:43:36 +0000176 "kernel_addr=0x80080000\0" \
Ryan Harkin4a6bdb52015-10-09 17:18:06 +0100177 "initrd_name=ramdisk.img\0" \
178 "initrd_addr=0x84000000\0" \
Alexander Grafda3e6202016-03-04 01:10:11 +0100179 "fdtfile=board.dtb\0" \
Ryan Harkinecbed5d2015-10-09 17:18:07 +0100180 "fdt_alt_name=juno\0" \
Linus Walleij10d14912015-04-05 01:48:32 +0200181 "fdt_addr=0x83000000\0" \
182 "fdt_high=0xffffffffffffffff\0" \
183 "initrd_high=0xffffffffffffffff\0" \
184
185/* Assume we boot with root on the first partition of a USB stick */
186#define CONFIG_BOOTARGS "console=ttyAMA0,115200n8 " \
Ryan Harkin492f24e2015-10-09 17:18:08 +0100187 "root=/dev/sda2 rw " \
Linus Walleij33665f72015-05-14 17:38:33 +0200188 "rootwait "\
Ryan Harkinc0ae9702015-10-09 17:17:59 +0100189 "earlyprintk=pl011,0x7ff80000 debug "\
190 "user_debug=31 "\
Ryan Harkin74e264b2015-10-09 17:18:03 +0100191 "androidboot.hardware=juno "\
Linus Walleij10d14912015-04-05 01:48:32 +0200192 "loglevel=9"
193
194/* Copy the kernel and FDT to DRAM memory and boot */
195#define CONFIG_BOOTCOMMAND "afs load ${kernel_name} ${kernel_addr} ; " \
Ryan Harkinecbed5d2015-10-09 17:18:07 +0100196 "if test $? -eq 1; then "\
197 " echo Loading ${kernel_alt_name} instead of "\
198 "${kernel_name}; "\
199 " afs load ${kernel_alt_name} ${kernel_addr};"\
200 "fi ; "\
Alexander Grafda3e6202016-03-04 01:10:11 +0100201 "afs load ${fdtfile} ${fdt_addr} ; " \
Ryan Harkinecbed5d2015-10-09 17:18:07 +0100202 "if test $? -eq 1; then "\
203 " echo Loading ${fdt_alt_name} instead of "\
Alexander Grafda3e6202016-03-04 01:10:11 +0100204 "${fdtfile}; "\
Ryan Harkinecbed5d2015-10-09 17:18:07 +0100205 " afs load ${fdt_alt_name} ${fdt_addr}; "\
206 "fi ; "\
Linus Walleij10d14912015-04-05 01:48:32 +0200207 "fdt addr ${fdt_addr}; fdt resize; " \
Ryan Harkin4a6bdb52015-10-09 17:18:06 +0100208 "if afs load ${initrd_name} ${initrd_addr} ; "\
209 "then "\
210 " setenv initrd_param ${initrd_addr}; "\
211 " else setenv initrd_param -; "\
212 "fi ; " \
213 "booti ${kernel_addr} ${initrd_param} ${fdt_addr}"
Linus Walleij10d14912015-04-05 01:48:32 +0200214
Linus Walleij10d14912015-04-05 01:48:32 +0200215
216#elif CONFIG_TARGET_VEXPRESS64_BASE_FVP
David Feng12916822013-12-14 11:47:37 +0800217#define CONFIG_EXTRA_ENV_SETTINGS \
Linus Walleij1fd0f922015-05-27 09:45:39 +0200218 "kernel_name=Image\0" \
Andre Przywara7babe482016-01-04 15:43:36 +0000219 "kernel_addr=0x80080000\0" \
Darwin Rambo261d2762014-06-09 11:12:59 -0700220 "initrd_name=ramdisk.img\0" \
Linus Walleij49995ff2015-03-23 11:06:12 +0100221 "initrd_addr=0x88000000\0" \
Alexander Grafda3e6202016-03-04 01:10:11 +0100222 "fdtfile=devtree.dtb\0" \
Linus Walleij49995ff2015-03-23 11:06:12 +0100223 "fdt_addr=0x83000000\0" \
Darwin Rambo261d2762014-06-09 11:12:59 -0700224 "fdt_high=0xffffffffffffffff\0" \
225 "initrd_high=0xffffffffffffffff\0"
226
227#define CONFIG_BOOTARGS "console=ttyAMA0 earlyprintk=pl011,"\
228 "0x1c090000 debug user_debug=31 "\
229 "loglevel=9"
230
Linus Walleij49995ff2015-03-23 11:06:12 +0100231#define CONFIG_BOOTCOMMAND "smhload ${kernel_name} ${kernel_addr}; " \
Alexander Grafda3e6202016-03-04 01:10:11 +0100232 "smhload ${fdtfile} ${fdt_addr}; " \
Ryan Harkinc0ae9702015-10-09 17:17:59 +0100233 "smhload ${initrd_name} ${initrd_addr} "\
234 "initrd_end; " \
Linus Walleij1fd0f922015-05-27 09:45:39 +0200235 "fdt addr ${fdt_addr}; fdt resize; " \
236 "fdt chosen ${initrd_addr} ${initrd_end}; " \
237 "booti $kernel_addr - $fdt_addr"
Darwin Rambo261d2762014-06-09 11:12:59 -0700238
Darwin Rambo261d2762014-06-09 11:12:59 -0700239
Ryan Harkinfc04b922015-10-09 17:18:02 +0100240#elif CONFIG_TARGET_VEXPRESS64_BASE_FVP_DRAM
241#define CONFIG_EXTRA_ENV_SETTINGS \
242 "kernel_addr=0x80080000\0" \
243 "initrd_addr=0x84000000\0" \
244 "fdt_addr=0x83000000\0" \
245 "fdt_high=0xffffffffffffffff\0" \
246 "initrd_high=0xffffffffffffffff\0"
247
248#define CONFIG_BOOTARGS "console=ttyAMA0 earlyprintk=pl011,"\
249 "0x1c090000 debug user_debug=31 "\
250 "androidboot.hardware=fvpbase "\
251 "root=/dev/vda2 rw "\
252 "rootwait "\
253 "loglevel=9"
254
255#define CONFIG_BOOTCOMMAND "booti $kernel_addr $initrd_addr $fdt_addr"
256
Ryan Harkinfc04b922015-10-09 17:18:02 +0100257
Darwin Rambo261d2762014-06-09 11:12:59 -0700258#endif
David Feng12916822013-12-14 11:47:37 +0800259
David Feng12916822013-12-14 11:47:37 +0800260/* Monitor Command Prompt */
261#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
David Feng12916822013-12-14 11:47:37 +0800262#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
263 sizeof(CONFIG_SYS_PROMPT) + 16)
David Feng12916822013-12-14 11:47:37 +0800264#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
265#define CONFIG_SYS_LONGHELP
Tom Rini5bcae132014-08-14 06:42:37 -0400266#define CONFIG_CMDLINE_EDITING
David Feng12916822013-12-14 11:47:37 +0800267#define CONFIG_SYS_MAXARGS 64 /* max command args */
268
Ryan Harkinf3c71c92015-11-18 10:39:09 +0000269#ifdef CONFIG_TARGET_VEXPRESS64_JUNO
270#define CONFIG_SYS_FLASH_BASE 0x08000000
271/* 255 x 256KiB sectors + 4 x 64KiB sectors at the end = 259 */
272#define CONFIG_SYS_MAX_FLASH_SECT 259
273/* Store environment at top of flash in the same location as blank.img */
274/* in the Juno firmware. */
275#define CONFIG_ENV_ADDR 0x0BFC0000
276#define CONFIG_ENV_SECT_SIZE 0x00010000
Linus Walleij14f264e2015-02-19 17:19:37 +0100277#else
Ryan Harkinf3c71c92015-11-18 10:39:09 +0000278#define CONFIG_SYS_FLASH_BASE 0x0C000000
279/* 256 x 256KiB sectors */
280#define CONFIG_SYS_MAX_FLASH_SECT 256
281/* Store environment at top of flash */
282#define CONFIG_ENV_ADDR 0x0FFC0000
283#define CONFIG_ENV_SECT_SIZE 0x00040000
284#endif
285
Linus Walleij14f264e2015-02-19 17:19:37 +0100286#define CONFIG_SYS_FLASH_CFI 1
287#define CONFIG_FLASH_CFI_DRIVER 1
Ryan Harkinf19f3892015-05-08 18:07:52 +0100288#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
Ryan Harkinf3c71c92015-11-18 10:39:09 +0000289#define CONFIG_SYS_MAX_FLASH_BANKS 1
Linus Walleij14f264e2015-02-19 17:19:37 +0100290
Linus Walleij14f264e2015-02-19 17:19:37 +0100291#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* use buffered writes */
292#define CONFIG_SYS_FLASH_PROTECTION /* The devices have real protection */
293#define CONFIG_SYS_FLASH_EMPTY_INFO /* flinfo indicates empty blocks */
Ryan Harkinf3c71c92015-11-18 10:39:09 +0000294#define FLASH_MAX_SECTOR_SIZE 0x00040000
295#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
296#define CONFIG_ENV_IS_IN_FLASH 1
Linus Walleij14f264e2015-02-19 17:19:37 +0100297
David Feng12916822013-12-14 11:47:37 +0800298#endif /* __VEXPRESS_AEMV8A_H */