blob: 2fb4764f7ce5984f924dc30acb7740c2aae10f8f [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Bo Shen927b9012014-11-10 15:24:02 +08002/*
3 * Configuration settings for the SAMA5D4EK board.
4 *
5 * Copyright (C) 2014 Atmel
6 * Bo Shen <voice.shen@atmel.com>
Bo Shen927b9012014-11-10 15:24:02 +08007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Wu, Joshb2d387b2015-03-30 14:51:19 +080012#include "at91-sama5_common.h"
Bo Shen927b9012014-11-10 15:24:02 +080013
Bo Shen927b9012014-11-10 15:24:02 +080014/* SDRAM */
Wenyou Yange61ed482017-09-14 11:07:42 +080015#define CONFIG_SYS_SDRAM_BASE 0x20000000
Bo Shen927b9012014-11-10 15:24:02 +080016#define CONFIG_SYS_SDRAM_SIZE 0x20000000
17
Bo Shen5a4c9c22014-12-15 13:24:38 +080018#ifdef CONFIG_SPL_BUILD
Wenyou Yangef33aa32017-04-13 10:31:19 +080019#define CONFIG_SYS_INIT_SP_ADDR 0x218000
Bo Shen5a4c9c22014-12-15 13:24:38 +080020#else
Bo Shen927b9012014-11-10 15:24:02 +080021#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou Yangef33aa32017-04-13 10:31:19 +080022 (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Bo Shen5a4c9c22014-12-15 13:24:38 +080023#endif
Bo Shen927b9012014-11-10 15:24:02 +080024
25#define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
26
Bo Shen927b9012014-11-10 15:24:02 +080027/* NAND flash */
Bo Shen927b9012014-11-10 15:24:02 +080028#ifdef CONFIG_CMD_NAND
Bo Shen927b9012014-11-10 15:24:02 +080029#define CONFIG_SYS_MAX_NAND_DEVICE 1
Wenyou Yange61ed482017-09-14 11:07:42 +080030#define CONFIG_SYS_NAND_BASE 0x80000000
Bo Shen927b9012014-11-10 15:24:02 +080031/* our ALE is AD21 */
32#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
33/* our CLE is AD22 */
34#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
35#define CONFIG_SYS_NAND_ONFI_DETECTION
Bo Shen927b9012014-11-10 15:24:02 +080036#endif
37
Bo Shen5a4c9c22014-12-15 13:24:38 +080038/* SPL */
Wenyou Yangef33aa32017-04-13 10:31:19 +080039#define CONFIG_SPL_MAX_SIZE 0x18000
Bo Shen5a4c9c22014-12-15 13:24:38 +080040#define CONFIG_SPL_BSS_START_ADDR 0x20000000
41#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
42#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
43#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
44
Bo Shen5a4c9c22014-12-15 13:24:38 +080045#define CONFIG_SYS_MONITOR_LEN (512 << 10)
46
Wenyou Yang55415432017-09-14 11:07:44 +080047#ifdef CONFIG_SD_BOOT
Bo Shen5a4c9c22014-12-15 13:24:38 +080048#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Wenyou Yang55415432017-09-14 11:07:44 +080049#endif
Bo Shen5a4c9c22014-12-15 13:24:38 +080050#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x40000
51#define CONFIG_SYS_NAND_5_ADDR_CYCLE
52#define CONFIG_SYS_NAND_PAGE_SIZE 0x1000
53#define CONFIG_SYS_NAND_PAGE_COUNT 64
54#define CONFIG_SYS_NAND_OOBSIZE 224
55#define CONFIG_SYS_NAND_BLOCK_SIZE 0x40000
56#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0x0
Bo Shen5a4c9c22014-12-15 13:24:38 +080057
Bo Shen927b9012014-11-10 15:24:02 +080058#endif