blob: 66ae76b2d2c180c951724ffbb9fddbc581557fa7 [file] [log] [blame]
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09001/*
2 * Configuation settings for the bonito board
3 *
4 * Copyright (C) 2012 Renesas Solutions Corp.
5 *
Wolfgang Denk1a459662013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
Hideyuki Sano1a31ca42012-06-27 10:35:35 +09007 */
8
9#ifndef __ARMADILLO_800EVA_H
10#define __ARMADILLO_800EVA_H
11
12#undef DEBUG
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090013#define CONFIG_R8A7740
Nobuhiro Iwamatsu1cc95f62015-10-10 05:58:28 +090014#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Armadillo-800EVA Board\n"
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090015#define CONFIG_SH_GPIO_PFC
16
17#include <asm/arch/rmobile.h>
18
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090019#define BOARD_LATE_INIT
20
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090021#undef CONFIG_SHOW_BOOT_PROGRESS
22
23#define CONFIG_ARCH_CPU_INIT
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090024#define CONFIG_TMU_TIMER
25#define CONFIG_SYS_DCACHE_OFF
26
27/* STACK */
28#define CONFIG_SYS_INIT_SP_ADDR 0xE8083000
29#define STACK_AREA_SIZE 0xC000
30#define LOW_LEVEL_MERAM_STACK \
31 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
32
33/* MEMORY */
34#define ARMADILLO_800EVA_SDRAM_BASE 0x40000000
35#define ARMADILLO_800EVA_SDRAM_SIZE (512 * 1024 * 1024)
36
37#define CONFIG_SYS_LONGHELP
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090038#define CONFIG_SYS_PBSIZE 256
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090039#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
40
41/* SCIF */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090042#define CONFIG_CONS_SCIF1
43#define SCIF0_BASE 0xe6c40000
44#define SCIF1_BASE 0xe6c50000
45#define SCIF2_BASE 0xe6c60000
46#define SCIF4_BASE 0xe6c80000
47#define CONFIG_SCIF_A
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090048
49#define CONFIG_SYS_MEMTEST_START (ARMADILLO_800EVA_SDRAM_BASE)
50#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
51 504 * 1024 * 1024)
52#undef CONFIG_SYS_ALT_MEMTEST
53#undef CONFIG_SYS_MEMTEST_SCRATCH
54#undef CONFIG_SYS_LOADS_BAUD_CHANGE
55
56#define CONFIG_SYS_SDRAM_BASE (ARMADILLO_800EVA_SDRAM_BASE)
57#define CONFIG_SYS_SDRAM_SIZE (ARMADILLO_800EVA_SDRAM_SIZE)
58#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
59 64 * 1024 * 1024)
60#define CONFIG_NR_DRAM_BANKS 1
61
62#define CONFIG_SYS_MONITOR_BASE 0x00000000
63#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
64#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090065#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
66#define CONFIG_SYS_TEXT_BASE 0xE80C0000
67
68/* FLASH */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090069#define CONFIG_SYS_FLASH_CFI
70#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
71#define CONFIG_SYS_FLASH_BASE 0x00000000
72#define CONFIG_SYS_MAX_FLASH_SECT 512
73#define CONFIG_SYS_MAX_FLASH_BANKS 1
74#define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) }
75
76#define CONFIG_SYS_FLASH_ERASE_TOUT 3000
77#define CONFIG_SYS_FLASH_WRITE_TOUT 3000
78#define CONFIG_SYS_FLASH_LOCK_TOUT 3000
79#define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000
80
81/* ENV setting */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090082#define CONFIG_ENV_OVERWRITE 1
83#define CONFIG_ENV_SECT_SIZE (128 * 1024)
84#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + \
85 CONFIG_SYS_MONITOR_LEN)
86#define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR)
87#define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE)
88#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SECT_SIZE)
89
90/* SH Ether */
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090091#define CONFIG_SH_ETHER
92#define CONFIG_SH_ETHER_USE_PORT 0
93#define CONFIG_SH_ETHER_PHY_ADDR 0x0
94#define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000
95#define CONFIG_SH_ETHER_SH7734_MII (0x01)
96#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
Hideyuki Sano1a31ca42012-06-27 10:35:35 +090097#define CONFIG_PHY_SMSC
98#define CONFIG_BITBANGMII
99#define CONFIG_BITBANGMII_MULTI
100
101/* Board Clock */
102#define CONFIG_SYS_CLK_FREQ 50000000
Nobuhiro Iwamatsu717ceb62013-09-30 10:30:41 +0900103#define CONFIG_SH_TMU_CLK_FREQ CONFIG_SYS_CLK_FREQ
104#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900105#define CONFIG_SYS_TMU_CLK_DIV 4
Hideyuki Sano1a31ca42012-06-27 10:35:35 +0900106
107#endif /* __ARMADILLO_800EVA_H */