blob: 16baf8c9be79184c9b4271c939f393ce31c7260f [file] [log] [blame]
wdenk12f34242003-09-02 22:48:03 +00001/*
wdenk414eec32005-04-02 22:37:54 +00002 * (C) Copyright 2003-2005
3 * Wolfgang Denk, DENX Software Engineering, <wd@denx.de>
4 *
wdenkfbe4b5c2003-10-06 21:55:32 +00005 * (C) Copyright 2003
6 * DAVE Srl
wdenk12f34242003-09-02 22:48:03 +00007 *
wdenkfbe4b5c2003-10-06 21:55:32 +00008 * http://www.dave-tech.it
9 * http://www.wawnet.biz
10 * mailto:info@wawnet.biz
11 *
12 * Credits: Stefan Roese, Wolfgang Denk
wdenk12f34242003-09-02 22:48:03 +000013 *
14 * This program is free software; you can redistribute it and/or
15 * modify it under the terms of the GNU General Public License as
16 * published by the Free Software Foundation; either version 2 of
17 * the License, or (at your option) any later version.
18 *
19 * This program is distributed in the hope that it will be useful,
20 * but WITHOUT ANY WARRANTY; without even the implied warranty of
21 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
22 * GNU General Public License for more details.
23 *
24 * You should have received a copy of the GNU General Public License
25 * along with this program; if not, write to the Free Software
26 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 * MA 02111-1307 USA
28 */
29
30/*
31 * board/config.h - configuration options, board specific
32 */
33
34#ifndef __CONFIG_H
35#define __CONFIG_H
36
wdenk42d1f032003-10-15 23:53:47 +000037#define CONFIG_PPCHAMELEON_MODULE_BA 0 /* Basic Model */
wdenkfbe4b5c2003-10-06 21:55:32 +000038#define CONFIG_PPCHAMELEON_MODULE_ME 1 /* Medium Model */
39#define CONFIG_PPCHAMELEON_MODULE_HI 2 /* High-End Model */
wdenkc837dcb2004-01-20 23:12:12 +000040#ifndef CONFIG_PPCHAMELEON_MODULE_MODEL
41#define CONFIG_PPCHAMELEON_MODULE_MODEL CONFIG_PPCHAMELEON_MODULE_BA
wdenkfbe4b5c2003-10-06 21:55:32 +000042#endif
43
wdenke55ca7e2004-07-01 21:40:08 +000044
45/* Only one of the following two symbols must be defined (default is 25 MHz)
46 * CONFIG_PPCHAMELEON_CLK_25
47 * CONFIG_PPCHAMELEON_CLK_33
48 */
wdenk281e00a2004-08-01 22:48:16 +000049#if (!defined(CONFIG_PPCHAMELEON_CLK_25) && !defined(CONFIG_PPCHAMELEON_CLK_33))
Wolfgang Denk0f18cb62005-07-31 00:30:09 +020050#define CONFIG_PPCHAMELEON_CLK_25
wdenk281e00a2004-08-01 22:48:16 +000051#endif
wdenke55ca7e2004-07-01 21:40:08 +000052
53#if (defined(CONFIG_PPCHAMELEON_CLK_25) && defined(CONFIG_PPCHAMELEON_CLK_33))
54#error "* Two external frequencies (SysClk) are defined! *"
55#endif
56
57#undef CONFIG_PPCHAMELEON_SMI712
58
wdenk12f34242003-09-02 22:48:03 +000059/*
60 * Debug stuff
61 */
wdenkc837dcb2004-01-20 23:12:12 +000062#undef __DEBUG_START_FROM_SRAM__
wdenk12f34242003-09-02 22:48:03 +000063#define __DISABLE_MACHINE_EXCEPTION__
64
65#ifdef __DEBUG_START_FROM_SRAM__
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +020066#define CONFIG_SYS_DUMMY_FLASH_SIZE 1024*1024*4
wdenk12f34242003-09-02 22:48:03 +000067#endif
68
69/*
70 * High Level Configuration Options
71 * (easy to change)
72 */
73
74#define CONFIG_405EP 1 /* This is a PPC405 CPU */
wdenkc837dcb2004-01-20 23:12:12 +000075#define CONFIG_4xx 1 /* ...member of PPC4xx family */
76#define CONFIG_PPCHAMELEONEVB 1 /* ...on a PPChameleonEVB board */
wdenk12f34242003-09-02 22:48:03 +000077
wdenkc837dcb2004-01-20 23:12:12 +000078#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
79#define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
wdenk12f34242003-09-02 22:48:03 +000080
wdenke55ca7e2004-07-01 21:40:08 +000081
82#ifdef CONFIG_PPCHAMELEON_CLK_25
wdenk281e00a2004-08-01 22:48:16 +000083# define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
wdenke55ca7e2004-07-01 21:40:08 +000084#elif (defined (CONFIG_PPCHAMELEON_CLK_33))
wdenk281e00a2004-08-01 22:48:16 +000085# define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
wdenke55ca7e2004-07-01 21:40:08 +000086#else
wdenk281e00a2004-08-01 22:48:16 +000087# error "* External frequency (SysClk) not defined! *"
wdenke55ca7e2004-07-01 21:40:08 +000088#endif
wdenk12f34242003-09-02 22:48:03 +000089
wdenk12f34242003-09-02 22:48:03 +000090#define CONFIG_BAUDRATE 115200
wdenk4d816772003-09-03 14:03:26 +000091#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
wdenk12f34242003-09-02 22:48:03 +000092
wdenk12f34242003-09-02 22:48:03 +000093#undef CONFIG_BOOTARGS
wdenk12f34242003-09-02 22:48:03 +000094
wdenk200f8c72003-09-13 19:13:29 +000095/* Ethernet stuff */
96#define CONFIG_ENV_OVERWRITE /* Let the user to change the Ethernet MAC addresses */
97#define CONFIG_ETHADDR 00:50:c2:1e:af:fe
wdenke2ffd592004-12-31 09:32:47 +000098#define CONFIG_HAS_ETH1
wdenkc837dcb2004-01-20 23:12:12 +000099#define CONFIG_ETH1ADDR 00:50:c2:1e:af:fd
wdenk12f34242003-09-02 22:48:03 +0000100
101#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200102#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
wdenk12f34242003-09-02 22:48:03 +0000103
wdenk12f34242003-09-02 22:48:03 +0000104#undef CONFIG_EXT_PHY
wdenkcea655a2004-06-06 23:53:59 +0000105#define CONFIG_NET_MULTI 1
wdenk4d816772003-09-03 14:03:26 +0000106
Ben Warren96e21f82008-10-27 23:50:15 -0700107#define CONFIG_PPC4xx_EMAC
wdenk12f34242003-09-02 22:48:03 +0000108#define CONFIG_MII 1 /* MII PHY management */
wdenkc837dcb2004-01-20 23:12:12 +0000109#ifndef CONFIG_EXT_PHY
stroesebf418862005-06-30 13:06:07 +0000110#define CONFIG_PHY_ADDR 1 /* EMAC0 PHY address */
111#define CONFIG_PHY1_ADDR 2 /* EMAC1 PHY address */
wdenk12f34242003-09-02 22:48:03 +0000112#else
wdenkc837dcb2004-01-20 23:12:12 +0000113#define CONFIG_PHY_ADDR 2 /* PHY address */
wdenk12f34242003-09-02 22:48:03 +0000114#endif
wdenkc837dcb2004-01-20 23:12:12 +0000115#define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ
wdenk12f34242003-09-02 22:48:03 +0000116
Jon Loeligeracf02692007-07-08 14:49:44 -0500117
118/*
Jon Loeligera1aa0bb2007-07-10 09:22:23 -0500119 * BOOTP options
120 */
121#define CONFIG_BOOTP_BOOTFILESIZE
122#define CONFIG_BOOTP_BOOTPATH
123#define CONFIG_BOOTP_GATEWAY
124#define CONFIG_BOOTP_HOSTNAME
125
126
127/*
Jon Loeligeracf02692007-07-08 14:49:44 -0500128 * Command line configuration.
129 */
130#include <config_cmd_default.h>
131
132#define CONFIG_CMD_DATE
133#define CONFIG_CMD_DHCP
134#define CONFIG_CMD_ELF
135#define CONFIG_CMD_EEPROM
136#define CONFIG_CMD_I2C
137#define CONFIG_CMD_IRQ
138#define CONFIG_CMD_JFFS2
139#define CONFIG_CMD_MII
140#define CONFIG_CMD_NAND
141#define CONFIG_CMD_NFS
142#define CONFIG_CMD_PCI
143#define CONFIG_CMD_SNTP
144
wdenk12f34242003-09-02 22:48:03 +0000145
146#define CONFIG_MAC_PARTITION
147#define CONFIG_DOS_PARTITION
148
wdenkc837dcb2004-01-20 23:12:12 +0000149#undef CONFIG_WATCHDOG /* watchdog disabled */
wdenk12f34242003-09-02 22:48:03 +0000150
wdenke6325152005-03-17 16:43:10 +0000151#define CONFIG_RTC_M41T11 1 /* uses a M41T00 RTC */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200152#define CONFIG_SYS_I2C_RTC_ADDR 0x68
153#define CONFIG_SYS_M41T11_BASE_YEAR 1900
wdenk12f34242003-09-02 22:48:03 +0000154
Stefan Roese62534be2006-03-17 10:28:24 +0100155/*
156 * SDRAM configuration (please see cpu/ppc/sdram.[ch])
157 */
wdenkc837dcb2004-01-20 23:12:12 +0000158#define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
wdenk12f34242003-09-02 22:48:03 +0000159
Stefan Roese62534be2006-03-17 10:28:24 +0100160/* SDRAM timings used in datasheet */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200161#define CONFIG_SYS_SDRAM_CL 2
162#define CONFIG_SYS_SDRAM_tRP 20
163#define CONFIG_SYS_SDRAM_tRC 65
164#define CONFIG_SYS_SDRAM_tRCD 20
165#undef CONFIG_SYS_SDRAM_tRFC
Stefan Roese62534be2006-03-17 10:28:24 +0100166
wdenk12f34242003-09-02 22:48:03 +0000167/*
168 * Miscellaneous configurable options
169 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200170#define CONFIG_SYS_LONGHELP /* undef to save memory */
171#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
wdenk12f34242003-09-02 22:48:03 +0000172
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200173#undef CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
174#ifdef CONFIG_SYS_HUSH_PARSER
175#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
wdenk12f34242003-09-02 22:48:03 +0000176#endif
177
Jon Loeligeracf02692007-07-08 14:49:44 -0500178#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200179#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000180#else
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200181#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000182#endif
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200183#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
184#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
185#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk12f34242003-09-02 22:48:03 +0000186
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200187#define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */
wdenk12f34242003-09-02 22:48:03 +0000188
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200189#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenk12f34242003-09-02 22:48:03 +0000190
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200191#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
192#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk12f34242003-09-02 22:48:03 +0000193
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200194#undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200195#define CONFIG_SYS_BASE_BAUD 691200
wdenk12f34242003-09-02 22:48:03 +0000196
197/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200198#define CONFIG_SYS_BAUDRATE_TABLE \
wdenk42d1f032003-10-15 23:53:47 +0000199 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
200 57600, 115200, 230400, 460800, 921600 }
wdenk12f34242003-09-02 22:48:03 +0000201
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200202#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
203#define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */
wdenk12f34242003-09-02 22:48:03 +0000204
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200205#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk12f34242003-09-02 22:48:03 +0000206
207#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
208
209/*-----------------------------------------------------------------------
210 * NAND-FLASH stuff
211 *-----------------------------------------------------------------------
212 */
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100213/*
214 * nand device 1 on dave (PPChameleonEVB) needs more time,
215 * so we just introduce additional wait in nand_wait(),
216 * effectively for both devices.
217 */
218#define PPCHAMELON_NAND_TIMER_HACK
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100219
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200220#define CONFIG_SYS_NAND0_BASE 0xFF400000
221#define CONFIG_SYS_NAND1_BASE 0xFF000000
222#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE, CONFIG_SYS_NAND1_BASE }
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100223#define NAND_BIG_DELAY_US 25
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200224#define CONFIG_SYS_MAX_NAND_DEVICE 2 /* Max number of NAND devices */
wdenk12f34242003-09-02 22:48:03 +0000225
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200226#define CONFIG_SYS_NAND0_CE (0x80000000 >> 1) /* our CE is GPIO1 */
227#define CONFIG_SYS_NAND0_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
228#define CONFIG_SYS_NAND0_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
229#define CONFIG_SYS_NAND0_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
wdenk12f34242003-09-02 22:48:03 +0000230
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200231#define CONFIG_SYS_NAND1_CE (0x80000000 >> 14) /* our CE is GPIO14 */
232#define CONFIG_SYS_NAND1_RDY (0x80000000 >> 31) /* our RDY is GPIO31 */
233#define CONFIG_SYS_NAND1_CLE (0x80000000 >> 15) /* our CLE is GPIO15 */
234#define CONFIG_SYS_NAND1_ALE (0x80000000 >> 16) /* our ALE is GPIO16 */
wdenk12f34242003-09-02 22:48:03 +0000235
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100236#define MACRO_NAND_DISABLE_CE(nandptr) do \
237{ \
238 switch((unsigned long)nandptr) \
239 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200240 case CONFIG_SYS_NAND0_BASE: \
241 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100242 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200243 case CONFIG_SYS_NAND1_BASE: \
244 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100245 break; \
246 } \
247} while(0)
248
249#define MACRO_NAND_ENABLE_CE(nandptr) do \
250{ \
251 switch((unsigned long)nandptr) \
252 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200253 case CONFIG_SYS_NAND0_BASE: \
254 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100255 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200256 case CONFIG_SYS_NAND1_BASE: \
257 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_CE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100258 break; \
259 } \
260} while(0)
261
262#define MACRO_NAND_CTL_CLRALE(nandptr) do \
263{ \
264 switch((unsigned long)nandptr) \
265 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200266 case CONFIG_SYS_NAND0_BASE: \
267 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100268 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200269 case CONFIG_SYS_NAND1_BASE: \
270 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100271 break; \
272 } \
273} while(0)
274
275#define MACRO_NAND_CTL_SETALE(nandptr) do \
276{ \
277 switch((unsigned long)nandptr) \
278 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200279 case CONFIG_SYS_NAND0_BASE: \
280 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100281 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200282 case CONFIG_SYS_NAND1_BASE: \
283 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_ALE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100284 break; \
285 } \
286} while(0)
287
288#define MACRO_NAND_CTL_CLRCLE(nandptr) do \
289{ \
290 switch((unsigned long)nandptr) \
291 { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200292 case CONFIG_SYS_NAND0_BASE: \
293 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND0_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100294 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200295 case CONFIG_SYS_NAND1_BASE: \
296 out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_NAND1_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100297 break; \
298 } \
299} while(0)
300
301#define MACRO_NAND_CTL_SETCLE(nandptr) do { \
302 switch((unsigned long)nandptr) { \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200303 case CONFIG_SYS_NAND0_BASE: \
304 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND0_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100305 break; \
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200306 case CONFIG_SYS_NAND1_BASE: \
307 out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_NAND1_CLE); \
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100308 break; \
309 } \
310} while(0)
wdenk12f34242003-09-02 22:48:03 +0000311
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100312#if 0
313#define SECTORSIZE 512
314#define NAND_NO_RB
wdenk12f34242003-09-02 22:48:03 +0000315
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100316#define ADDR_COLUMN 1
317#define ADDR_PAGE 2
318#define ADDR_COLUMN_PAGE 3
wdenk12f34242003-09-02 22:48:03 +0000319
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100320#define NAND_ChipID_UNKNOWN 0x00
321#define NAND_MAX_FLOORS 1
wdenk12f34242003-09-02 22:48:03 +0000322
wdenkfbe4b5c2003-10-06 21:55:32 +0000323#ifdef NAND_NO_RB
324/* constant delay (see also tR in the datasheet) */
wdenk12f34242003-09-02 22:48:03 +0000325#define NAND_WAIT_READY(nand) do { \
wdenkfbe4b5c2003-10-06 21:55:32 +0000326 udelay(12); \
wdenk12f34242003-09-02 22:48:03 +0000327} while (0)
wdenkfbe4b5c2003-10-06 21:55:32 +0000328#else
329/* use the R/B pin */
330/* TBD */
331#endif
wdenk12f34242003-09-02 22:48:03 +0000332
333#define WRITE_NAND_COMMAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0)
334#define WRITE_NAND_ADDRESS(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0)
335#define WRITE_NAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)d; } while(0)
336#define READ_NAND(adr) ((volatile unsigned char)(*(volatile __u8 *)(unsigned long)adr))
Bartlomiej Siekaaddb2e12006-03-05 18:57:33 +0100337#endif
wdenk12f34242003-09-02 22:48:03 +0000338/*-----------------------------------------------------------------------
339 * PCI stuff
340 *-----------------------------------------------------------------------
341 */
wdenkc837dcb2004-01-20 23:12:12 +0000342#define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
343#define PCI_HOST_FORCE 1 /* configure as pci host */
344#define PCI_HOST_AUTO 2 /* detected via arbiter enable */
wdenk12f34242003-09-02 22:48:03 +0000345
wdenkc837dcb2004-01-20 23:12:12 +0000346#define CONFIG_PCI /* include pci support */
347#define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
348#undef CONFIG_PCI_PNP /* do pci plug-and-play */
349 /* resource configuration */
wdenk12f34242003-09-02 22:48:03 +0000350
wdenkc837dcb2004-01-20 23:12:12 +0000351#define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
wdenk12f34242003-09-02 22:48:03 +0000352
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200353#define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1014 /* PCI Vendor ID: IBM */
354#define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: --- */
355#define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
wdenke55ca7e2004-07-01 21:40:08 +0000356
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200357#define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */
358#define CONFIG_SYS_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
359#define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
360#define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */
361#define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
362#define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
wdenk12f34242003-09-02 22:48:03 +0000363
364/*-----------------------------------------------------------------------
365 * Start addresses for the final memory configuration
366 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200367 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk12f34242003-09-02 22:48:03 +0000368 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200369#define CONFIG_SYS_SDRAM_BASE 0x00000000
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200370
371/* Reserve 256 kB for Monitor */
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100372/*
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200373#define CONFIG_SYS_FLASH_BASE 0xFFFC0000
374#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
375#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
Bartlomiej Sieka038ccac2006-02-24 09:37:22 +0100376*/
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200377
378/* Reserve 320 kB for Monitor */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200379#define CONFIG_SYS_FLASH_BASE 0xFFFB0000
380#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
381#define CONFIG_SYS_MONITOR_LEN (320 * 1024)
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200382
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200383#define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
wdenk12f34242003-09-02 22:48:03 +0000384
385/*
386 * For booting Linux, the board info and command line data
387 * have to be in the first 8 MB of memory, since this is
388 * the maximum mapped by the Linux kernel during initialization.
389 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200390#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk12f34242003-09-02 22:48:03 +0000391/*-----------------------------------------------------------------------
392 * FLASH organization
393 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200394#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
395#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
wdenk12f34242003-09-02 22:48:03 +0000396
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200397#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
398#define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
wdenk12f34242003-09-02 22:48:03 +0000399
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200400#define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
401#define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
402#define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
wdenk12f34242003-09-02 22:48:03 +0000403/*
404 * The following defines are added for buggy IOP480 byte interface.
405 * All other boards should use the standard values (CPCI405 etc.)
406 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200407#define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */
408#define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */
409#define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */
wdenk12f34242003-09-02 22:48:03 +0000410
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200411#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk12f34242003-09-02 22:48:03 +0000412
wdenk12f34242003-09-02 22:48:03 +0000413/*-----------------------------------------------------------------------
414 * Environment Variable setup
415 */
wdenke55ca7e2004-07-01 21:40:08 +0000416#ifdef ENVIRONMENT_IN_EEPROM
417
Jean-Christophe PLAGNIOL-VILLARDbb1f8b42008-09-05 09:19:30 +0200418#define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200419#define CONFIG_ENV_OFFSET 0x100 /* environment starts at the beginning of the EEPROM */
420#define CONFIG_ENV_SIZE 0x700 /* 2048-256 bytes may be used for env vars (total size of a CAT24WC16 is 2048 bytes)*/
wdenke55ca7e2004-07-01 21:40:08 +0000421
422#else /* DEFAULT: environment in flash, using redundand flash sectors */
423
Jean-Christophe PLAGNIOL-VILLARD5a1aceb2008-09-10 22:48:04 +0200424#define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
Jean-Christophe PLAGNIOL-VILLARD0e8d1582008-09-10 22:48:06 +0200425#define CONFIG_ENV_ADDR 0xFFFF8000 /* environment starts at the first small sector */
426#define CONFIG_ENV_SECT_SIZE 0x2000 /* 8196 bytes may be used for env vars*/
427#define CONFIG_ENV_ADDR_REDUND 0xFFFFA000
428#define CONFIG_ENV_SIZE_REDUND 0x2000
wdenk12f34242003-09-02 22:48:03 +0000429
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200430#define CONFIG_SYS_USE_PPCENV /* Environment embedded in sect .ppcenv */
Wolfgang Denk67c31032007-09-16 17:10:04 +0200431
wdenke55ca7e2004-07-01 21:40:08 +0000432#endif /* ENVIRONMENT_IN_EEPROM */
433
434
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200435#define CONFIG_SYS_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
436#define CONFIG_SYS_NVRAM_SIZE 242 /* NVRAM size */
wdenk12f34242003-09-02 22:48:03 +0000437
438/*-----------------------------------------------------------------------
439 * I2C EEPROM (CAT24WC16) for environment
440 */
441#define CONFIG_HARD_I2C /* I2c with hardware support */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200442#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
443#define CONFIG_SYS_I2C_SLAVE 0x7F
wdenk12f34242003-09-02 22:48:03 +0000444
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200445#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
446#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenkc837dcb2004-01-20 23:12:12 +0000447/* mask of address bits that overflow into the "EEPROM chip address" */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200448/*#define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07*/
449#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
wdenk12f34242003-09-02 22:48:03 +0000450 /* 16 byte page write mode using*/
wdenkc837dcb2004-01-20 23:12:12 +0000451 /* last 4 bits of the address */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200452#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
wdenk12f34242003-09-02 22:48:03 +0000453
wdenk12f34242003-09-02 22:48:03 +0000454/*
455 * Init Memory Controller:
456 *
457 * BR0/1 and OR0/1 (FLASH)
458 */
459
460#define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
461
462/*-----------------------------------------------------------------------
463 * External Bus Controller (EBC) Setup
464 */
465
wdenkc837dcb2004-01-20 23:12:12 +0000466/* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200467#define CONFIG_SYS_EBC_PB0AP 0x92015480
468#define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
wdenk12f34242003-09-02 22:48:03 +0000469
wdenkc837dcb2004-01-20 23:12:12 +0000470/* Memory Bank 1 (External SRAM) initialization */
wdenk12f34242003-09-02 22:48:03 +0000471/* Since this must replace NOR Flash, we use the same settings for CS0 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200472#define CONFIG_SYS_EBC_PB1AP 0x92015480
473#define CONFIG_SYS_EBC_PB1CR 0xFF85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000474
wdenkc837dcb2004-01-20 23:12:12 +0000475/* Memory Bank 2 (Flash Bank 1, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200476#define CONFIG_SYS_EBC_PB2AP 0x92015480
477#define CONFIG_SYS_EBC_PB2CR 0xFF458000 /* BAS=0xFF4,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000478
wdenkc837dcb2004-01-20 23:12:12 +0000479/* Memory Bank 3 (Flash Bank 2, NAND-FLASH) initialization */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200480#define CONFIG_SYS_EBC_PB3AP 0x92015480
481#define CONFIG_SYS_EBC_PB3CR 0xFF058000 /* BAS=0xFF0,BS=4MB,BU=R/W,BW=8bit */
wdenk12f34242003-09-02 22:48:03 +0000482
wdenke55ca7e2004-07-01 21:40:08 +0000483#ifdef CONFIG_PPCHAMELEON_SMI712
484/*
485 * Video console (graphic: SMI LynxEM)
486 */
487#define CONFIG_VIDEO
488#define CONFIG_CFB_CONSOLE
489#define CONFIG_VIDEO_SMI_LYNXEM
490#define CONFIG_VIDEO_LOGO
491/*#define CONFIG_VIDEO_BMP_LOGO*/
492#define CONFIG_CONSOLE_EXTRA_INFO
493#define CONFIG_VGA_AS_SINGLE_DEVICE
494/* This is the base address (on 405EP-side) used to generate I/O accesses on PCI bus */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200495#define CONFIG_SYS_ISA_IO 0xE8000000
Marcel Ziswiler7817cb22007-12-30 03:30:46 +0100496/* see also drivers/video/videomodes.c */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200497#define CONFIG_SYS_DEFAULT_VIDEO_MODE 0x303
wdenk12f34242003-09-02 22:48:03 +0000498#endif
499
500/*-----------------------------------------------------------------------
501 * FPGA stuff
502 */
503/* FPGA internal regs */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200504#define CONFIG_SYS_FPGA_MODE 0x00
505#define CONFIG_SYS_FPGA_STATUS 0x02
506#define CONFIG_SYS_FPGA_TS 0x04
507#define CONFIG_SYS_FPGA_TS_LOW 0x06
508#define CONFIG_SYS_FPGA_TS_CAP0 0x10
509#define CONFIG_SYS_FPGA_TS_CAP0_LOW 0x12
510#define CONFIG_SYS_FPGA_TS_CAP1 0x14
511#define CONFIG_SYS_FPGA_TS_CAP1_LOW 0x16
512#define CONFIG_SYS_FPGA_TS_CAP2 0x18
513#define CONFIG_SYS_FPGA_TS_CAP2_LOW 0x1a
514#define CONFIG_SYS_FPGA_TS_CAP3 0x1c
515#define CONFIG_SYS_FPGA_TS_CAP3_LOW 0x1e
wdenk12f34242003-09-02 22:48:03 +0000516
517/* FPGA Mode Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200518#define CONFIG_SYS_FPGA_MODE_CF_RESET 0x0001
519#define CONFIG_SYS_FPGA_MODE_TS_IRQ_ENABLE 0x0100
520#define CONFIG_SYS_FPGA_MODE_TS_IRQ_CLEAR 0x1000
521#define CONFIG_SYS_FPGA_MODE_TS_CLEAR 0x2000
wdenk12f34242003-09-02 22:48:03 +0000522
523/* FPGA Status Reg */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200524#define CONFIG_SYS_FPGA_STATUS_DIP0 0x0001
525#define CONFIG_SYS_FPGA_STATUS_DIP1 0x0002
526#define CONFIG_SYS_FPGA_STATUS_DIP2 0x0004
527#define CONFIG_SYS_FPGA_STATUS_FLASH 0x0008
528#define CONFIG_SYS_FPGA_STATUS_TS_IRQ 0x1000
wdenk12f34242003-09-02 22:48:03 +0000529
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200530#define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
531#define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
wdenk12f34242003-09-02 22:48:03 +0000532
533/* FPGA program pin configuration */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200534#define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
535#define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
536#define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
537#define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
538#define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
wdenk12f34242003-09-02 22:48:03 +0000539
540/*-----------------------------------------------------------------------
541 * Definitions for initial stack pointer and data area (in data cache)
542 */
wdenk12f34242003-09-02 22:48:03 +0000543/* use on chip memory ( OCM ) for temperary stack until sdram is tested */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200544#define CONFIG_SYS_TEMP_STACK_OCM 1
wdenk12f34242003-09-02 22:48:03 +0000545
546/* On Chip Memory location */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200547#define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000
548#define CONFIG_SYS_OCM_DATA_SIZE 0x1000
549#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */
550#define CONFIG_SYS_INIT_RAM_END CONFIG_SYS_OCM_DATA_SIZE /* End of used area in RAM */
wdenk12f34242003-09-02 22:48:03 +0000551
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200552#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
553#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
554#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk12f34242003-09-02 22:48:03 +0000555
556/*-----------------------------------------------------------------------
557 * Definitions for GPIO setup (PPC405EP specific)
558 *
wdenkc837dcb2004-01-20 23:12:12 +0000559 * GPIO0[0] - External Bus Controller BLAST output
560 * GPIO0[1-9] - Instruction trace outputs -> GPIO
wdenk12f34242003-09-02 22:48:03 +0000561 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
562 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
563 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
564 * GPIO0[24-27] - UART0 control signal inputs/outputs
565 * GPIO0[28-29] - UART1 data signal input/output
wdenkc837dcb2004-01-20 23:12:12 +0000566 * GPIO0[30] - EMAC0 input
567 * GPIO0[31] - EMAC1 reject packet as output
wdenk12f34242003-09-02 22:48:03 +0000568 */
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200569#define CONFIG_SYS_GPIO0_OSRH 0x40000550
570#define CONFIG_SYS_GPIO0_OSRL 0x00000110
571#define CONFIG_SYS_GPIO0_ISR1H 0x00000000
572/*#define CONFIG_SYS_GPIO0_ISR1L 0x15555445*/
573#define CONFIG_SYS_GPIO0_ISR1L 0x15555444
574#define CONFIG_SYS_GPIO0_TSRH 0x00000000
575#define CONFIG_SYS_GPIO0_TSRL 0x00000000
576#define CONFIG_SYS_GPIO0_TCR 0xF7FF8014
wdenk12f34242003-09-02 22:48:03 +0000577
578/*
579 * Internal Definitions
580 *
581 * Boot Flags
582 */
583#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
584#define BOOTFLAG_WARM 0x02 /* Software reboot */
585
wdenk180d3f72004-01-04 16:28:35 +0000586
wdenk12f34242003-09-02 22:48:03 +0000587#define CONFIG_NO_SERIAL_EEPROM
wdenk1d6f9722004-09-09 17:44:35 +0000588
wdenk200f8c72003-09-13 19:13:29 +0000589/*--------------------------------------------------------------------*/
wdenk1d6f9722004-09-09 17:44:35 +0000590
wdenk12f34242003-09-02 22:48:03 +0000591#ifdef CONFIG_NO_SERIAL_EEPROM
592
wdenk12f34242003-09-02 22:48:03 +0000593/*
wdenk200f8c72003-09-13 19:13:29 +0000594!-----------------------------------------------------------------------
wdenk12f34242003-09-02 22:48:03 +0000595! Defines for entry options.
596! Note: Because the 405EP SDRAM controller does not support ECC, ECC DIMMs that
wdenkc837dcb2004-01-20 23:12:12 +0000597! are plugged in the board will be utilized as non-ECC DIMMs.
wdenk200f8c72003-09-13 19:13:29 +0000598!-----------------------------------------------------------------------
wdenk12f34242003-09-02 22:48:03 +0000599*/
wdenk10767cc2004-05-13 13:23:58 +0000600#undef AUTO_MEMORY_CONFIG
601#define DIMM_READ_ADDR 0xAB
602#define DIMM_WRITE_ADDR 0xAA
wdenk12f34242003-09-02 22:48:03 +0000603
wdenk10767cc2004-05-13 13:23:58 +0000604#define CPC0_PLLMR0 (CNTRL_DCR_BASE+0x0) /* PLL mode 0 register */
605#define CPC0_BOOT (CNTRL_DCR_BASE+0x1) /* Chip Clock Status register */
606#define CPC0_CR1 (CNTRL_DCR_BASE+0x2) /* Chip Control 1 register */
607#define CPC0_EPRCSR (CNTRL_DCR_BASE+0x3) /* EMAC PHY Rcv Clk Src register */
608#define CPC0_PLLMR1 (CNTRL_DCR_BASE+0x4) /* PLL mode 1 register */
609#define CPC0_UCR (CNTRL_DCR_BASE+0x5) /* UART Control register */
610#define CPC0_SRR (CNTRL_DCR_BASE+0x6) /* Soft Reset register */
611#define CPC0_JTAGID (CNTRL_DCR_BASE+0x7) /* JTAG ID register */
612#define CPC0_SPARE (CNTRL_DCR_BASE+0x8) /* Spare DCR */
613#define CPC0_PCI (CNTRL_DCR_BASE+0x9) /* PCI Control register */
wdenk12f34242003-09-02 22:48:03 +0000614
615/* Defines for CPC0_PLLMR1 Register fields */
wdenk10767cc2004-05-13 13:23:58 +0000616#define PLL_ACTIVE 0x80000000
617#define CPC0_PLLMR1_SSCS 0x80000000
618#define PLL_RESET 0x40000000
619#define CPC0_PLLMR1_PLLR 0x40000000
wdenk12f34242003-09-02 22:48:03 +0000620 /* Feedback multiplier */
wdenk10767cc2004-05-13 13:23:58 +0000621#define PLL_FBKDIV 0x00F00000
622#define CPC0_PLLMR1_FBDV 0x00F00000
623#define PLL_FBKDIV_16 0x00000000
624#define PLL_FBKDIV_1 0x00100000
625#define PLL_FBKDIV_2 0x00200000
626#define PLL_FBKDIV_3 0x00300000
627#define PLL_FBKDIV_4 0x00400000
628#define PLL_FBKDIV_5 0x00500000
629#define PLL_FBKDIV_6 0x00600000
630#define PLL_FBKDIV_7 0x00700000
631#define PLL_FBKDIV_8 0x00800000
632#define PLL_FBKDIV_9 0x00900000
633#define PLL_FBKDIV_10 0x00A00000
634#define PLL_FBKDIV_11 0x00B00000
635#define PLL_FBKDIV_12 0x00C00000
636#define PLL_FBKDIV_13 0x00D00000
637#define PLL_FBKDIV_14 0x00E00000
638#define PLL_FBKDIV_15 0x00F00000
wdenk12f34242003-09-02 22:48:03 +0000639 /* Forward A divisor */
wdenk10767cc2004-05-13 13:23:58 +0000640#define PLL_FWDDIVA 0x00070000
641#define CPC0_PLLMR1_FWDVA 0x00070000
642#define PLL_FWDDIVA_8 0x00000000
643#define PLL_FWDDIVA_7 0x00010000
644#define PLL_FWDDIVA_6 0x00020000
645#define PLL_FWDDIVA_5 0x00030000
646#define PLL_FWDDIVA_4 0x00040000
647#define PLL_FWDDIVA_3 0x00050000
648#define PLL_FWDDIVA_2 0x00060000
649#define PLL_FWDDIVA_1 0x00070000
wdenk12f34242003-09-02 22:48:03 +0000650 /* Forward B divisor */
wdenk10767cc2004-05-13 13:23:58 +0000651#define PLL_FWDDIVB 0x00007000
652#define CPC0_PLLMR1_FWDVB 0x00007000
653#define PLL_FWDDIVB_8 0x00000000
654#define PLL_FWDDIVB_7 0x00001000
655#define PLL_FWDDIVB_6 0x00002000
656#define PLL_FWDDIVB_5 0x00003000
657#define PLL_FWDDIVB_4 0x00004000
658#define PLL_FWDDIVB_3 0x00005000
659#define PLL_FWDDIVB_2 0x00006000
660#define PLL_FWDDIVB_1 0x00007000
wdenk12f34242003-09-02 22:48:03 +0000661 /* PLL tune bits */
wdenk10767cc2004-05-13 13:23:58 +0000662#define PLL_TUNE_MASK 0x000003FF
663#define PLL_TUNE_2_M_3 0x00000133 /* 2 <= M <= 3 */
664#define PLL_TUNE_4_M_6 0x00000134 /* 3 < M <= 6 */
665#define PLL_TUNE_7_M_10 0x00000138 /* 6 < M <= 10 */
666#define PLL_TUNE_11_M_14 0x0000013C /* 10 < M <= 14 */
667#define PLL_TUNE_15_M_40 0x0000023E /* 14 < M <= 40 */
668#define PLL_TUNE_VCO_LOW 0x00000000 /* 500MHz <= VCO <= 800MHz */
669#define PLL_TUNE_VCO_HI 0x00000080 /* 800MHz < VCO <= 1000MHz */
wdenk12f34242003-09-02 22:48:03 +0000670
671/* Defines for CPC0_PLLMR0 Register fields */
672 /* CPU divisor */
wdenk10767cc2004-05-13 13:23:58 +0000673#define PLL_CPUDIV 0x00300000
674#define CPC0_PLLMR0_CCDV 0x00300000
675#define PLL_CPUDIV_1 0x00000000
676#define PLL_CPUDIV_2 0x00100000
677#define PLL_CPUDIV_3 0x00200000
678#define PLL_CPUDIV_4 0x00300000
wdenk12f34242003-09-02 22:48:03 +0000679 /* PLB divisor */
wdenk10767cc2004-05-13 13:23:58 +0000680#define PLL_PLBDIV 0x00030000
681#define CPC0_PLLMR0_CBDV 0x00030000
682#define PLL_PLBDIV_1 0x00000000
683#define PLL_PLBDIV_2 0x00010000
684#define PLL_PLBDIV_3 0x00020000
685#define PLL_PLBDIV_4 0x00030000
wdenk12f34242003-09-02 22:48:03 +0000686 /* OPB divisor */
wdenk10767cc2004-05-13 13:23:58 +0000687#define PLL_OPBDIV 0x00003000
688#define CPC0_PLLMR0_OPDV 0x00003000
689#define PLL_OPBDIV_1 0x00000000
690#define PLL_OPBDIV_2 0x00001000
691#define PLL_OPBDIV_3 0x00002000
692#define PLL_OPBDIV_4 0x00003000
wdenk12f34242003-09-02 22:48:03 +0000693 /* EBC divisor */
wdenk10767cc2004-05-13 13:23:58 +0000694#define PLL_EXTBUSDIV 0x00000300
695#define CPC0_PLLMR0_EPDV 0x00000300
696#define PLL_EXTBUSDIV_2 0x00000000
697#define PLL_EXTBUSDIV_3 0x00000100
698#define PLL_EXTBUSDIV_4 0x00000200
699#define PLL_EXTBUSDIV_5 0x00000300
wdenk12f34242003-09-02 22:48:03 +0000700 /* MAL divisor */
wdenk10767cc2004-05-13 13:23:58 +0000701#define PLL_MALDIV 0x00000030
702#define CPC0_PLLMR0_MPDV 0x00000030
703#define PLL_MALDIV_1 0x00000000
704#define PLL_MALDIV_2 0x00000010
705#define PLL_MALDIV_3 0x00000020
706#define PLL_MALDIV_4 0x00000030
wdenk12f34242003-09-02 22:48:03 +0000707 /* PCI divisor */
wdenk10767cc2004-05-13 13:23:58 +0000708#define PLL_PCIDIV 0x00000003
709#define CPC0_PLLMR0_PPFD 0x00000003
710#define PLL_PCIDIV_1 0x00000000
711#define PLL_PCIDIV_2 0x00000001
712#define PLL_PCIDIV_3 0x00000002
713#define PLL_PCIDIV_4 0x00000003
wdenk12f34242003-09-02 22:48:03 +0000714
wdenke55ca7e2004-07-01 21:40:08 +0000715#ifdef CONFIG_PPCHAMELEON_CLK_25
716/* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 25.0 MHz input clock to the 405EP) */
717#define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
718 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
719 PLL_MALDIV_1 | PLL_PCIDIV_4)
720#define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_8 | \
721 PLL_FWDDIVA_6 | PLL_FWDDIVB_4 | \
722 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
723
724#define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
725 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
726 PLL_MALDIV_1 | PLL_PCIDIV_4)
727#define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_8 | \
728 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
729 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
730
731#define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
732 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
733 PLL_MALDIV_1 | PLL_PCIDIV_4)
734#define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
735 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
736 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
737
738#define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
739 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
740 PLL_MALDIV_1 | PLL_PCIDIV_2)
741#define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
742 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
743 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
744
745#elif (defined (CONFIG_PPCHAMELEON_CLK_33))
746
wdenk180d3f72004-01-04 16:28:35 +0000747/* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 33.3MHz input clock to the 405EP) */
wdenke55ca7e2004-07-01 21:40:08 +0000748#define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
wdenk10767cc2004-05-13 13:23:58 +0000749 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
750 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000751#define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_4 | \
wdenk10767cc2004-05-13 13:23:58 +0000752 PLL_FWDDIVA_6 | PLL_FWDDIVB_6 | \
753 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000754
755#define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
wdenk10767cc2004-05-13 13:23:58 +0000756 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
757 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000758#define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_6 | \
wdenk10767cc2004-05-13 13:23:58 +0000759 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
760 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000761
762#define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
wdenk10767cc2004-05-13 13:23:58 +0000763 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
764 PLL_MALDIV_1 | PLL_PCIDIV_4)
wdenke55ca7e2004-07-01 21:40:08 +0000765#define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
wdenk10767cc2004-05-13 13:23:58 +0000766 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
767 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
wdenke55ca7e2004-07-01 21:40:08 +0000768
769#define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
wdenk10767cc2004-05-13 13:23:58 +0000770 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
771 PLL_MALDIV_1 | PLL_PCIDIV_2)
wdenke55ca7e2004-07-01 21:40:08 +0000772#define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
wdenk10767cc2004-05-13 13:23:58 +0000773 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
774 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
wdenk180d3f72004-01-04 16:28:35 +0000775
wdenke55ca7e2004-07-01 21:40:08 +0000776#else
777#error "* External frequency (SysClk) not defined! *"
778#endif
779
wdenk180d3f72004-01-04 16:28:35 +0000780#if (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_HI)
781/* Model HI */
wdenk1d6f9722004-09-09 17:44:35 +0000782#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_333_111_37_55_55
783#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_333_111_37_55_55
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200784#define CONFIG_SYS_OPB_FREQ 55555555
wdenk180d3f72004-01-04 16:28:35 +0000785/* Model ME */
786#elif (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_ME)
wdenk1d6f9722004-09-09 17:44:35 +0000787#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_266_133_33_66_33
788#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_266_133_33_66_33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200789#define CONFIG_SYS_OPB_FREQ 66666666
wdenk180d3f72004-01-04 16:28:35 +0000790#else
791/* Model BA (default) */
wdenk1d6f9722004-09-09 17:44:35 +0000792#define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_133_133_33_66_33
793#define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_133_133_33_66_33
Jean-Christophe PLAGNIOL-VILLARD6d0f6bc2008-10-16 15:01:15 +0200794#define CONFIG_SYS_OPB_FREQ 66666666
wdenke55ca7e2004-07-01 21:40:08 +0000795#endif
wdenk12f34242003-09-02 22:48:03 +0000796
wdenk1d6f9722004-09-09 17:44:35 +0000797#endif /* CONFIG_NO_SERIAL_EEPROM */
wdenk180d3f72004-01-04 16:28:35 +0000798
wdenk1d6f9722004-09-09 17:44:35 +0000799#define CONFIG_JFFS2_NAND 1 /* jffs2 on nand support */
wdenk998eaae2004-04-18 19:43:36 +0000800#define NAND_CACHE_PAGES 16 /* size of nand cache in 512 bytes pages */
801
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200802/*
803 * JFFS2 partitions
804 */
805
806/* No command line, one static partition */
Stefan Roese68d7d652009-03-19 13:30:36 +0100807#undef CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200808#define CONFIG_JFFS2_DEV "nand0"
809#define CONFIG_JFFS2_PART_SIZE 0x00400000
810#define CONFIG_JFFS2_PART_OFFSET 0x00000000
811
812/* mtdparts command line support */
813/*
Stefan Roese68d7d652009-03-19 13:30:36 +0100814#define CONFIG_CMD_MTDPARTS
Wolfgang Denk700a0c62005-08-08 01:03:24 +0200815#define MTDIDS_DEFAULT "nor0=PPChameleon-0,nand0=ppchameleonevb-nand"
816*/
817
818/* 256 kB U-boot image */
819/*
820#define MTDPARTS_DEFAULT "mtdparts=PPChameleon-0:1m(kernel1),1m(kernel2)," \
821 "1792k(user),256k(u-boot);" \
822 "ppchameleonevb-nand:-(nand)"
823*/
824
825/* 320 kB U-boot image */
826/*
827#define MTDPARTS_DEFAULT "mtdparts=PPChameleon-0:1m(kernel1),1m(kernel2)," \
828 "1728k(user),320k(u-boot);" \
829 "ppchameleonevb-nand:-(nand)"
830*/
831
wdenk12f34242003-09-02 22:48:03 +0000832#endif /* __CONFIG_H */