blob: 8e9d88c3f9fa0d6ff866ffc53963ce95add8b6c1 [file] [log] [blame]
Simon Glass2444dae2015-08-30 16:55:38 -06001if ARCH_ROCKCHIP
2
Heiko Stübner041cdb52016-07-16 00:17:15 +02003config ROCKCHIP_RK3036
4 bool "Support Rockchip RK3036"
Lokesh Vutlaacf15002018-04-26 18:21:26 +05305 select CPU_V7A
Kever Yanga381bcf2016-07-19 21:16:59 +08006 select SUPPORT_SPL
7 select SPL
Eddie Cai451dcf52018-01-17 09:51:41 +08008 imply USB_FUNCTION_ROCKUSB
9 imply CMD_ROCKUSB
Heiko Stübner041cdb52016-07-16 00:17:15 +020010 help
11 The Rockchip RK3036 is a ARM-based SoC with a dual-core Cortex-A7
12 including NEON and GPU, Mali-400 graphics, several DDR3 options
13 and video codec support. Peripherals include Gigabit Ethernet,
14 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
15
Kever Yangdaeed1d2017-11-28 16:04:16 +080016config ROCKCHIP_RK3128
17 bool "Support Rockchip RK3128"
Lokesh Vutlaacf15002018-04-26 18:21:26 +053018 select CPU_V7A
Kever Yangdaeed1d2017-11-28 16:04:16 +080019 help
20 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
21 including NEON and GPU, Mali-400 graphics, several DDR3 options
22 and video codec support. Peripherals include Gigabit Ethernet,
23 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
24
Heiko Stübner0a2be692017-02-18 19:46:36 +010025config ROCKCHIP_RK3188
26 bool "Support Rockchip RK3188"
Lokesh Vutlaacf15002018-04-26 18:21:26 +053027 select CPU_V7A
Ley Foon Tan0680f1b2017-05-03 17:13:32 +080028 select SPL_BOARD_INIT if SPL
Heiko Stübner0a2be692017-02-18 19:46:36 +010029 select SUPPORT_SPL
Heiko Stübner0a2be692017-02-18 19:46:36 +010030 select SPL
Philipp Tomsich4bbb05b2017-10-10 16:21:17 +020031 select SPL_CLK
32 select SPL_PINCTRL
33 select SPL_REGMAP
34 select SPL_SYSCON
35 select SPL_RAM
36 select SPL_DRIVERS_MISC_SUPPORT
Philipp Tomsich4d9253f2017-10-10 16:21:15 +020037 select SPL_ROCKCHIP_EARLYRETURN_TO_BROM
Kever Yang17e5f3a2018-11-29 10:07:38 +080038 select DEBUG_UART_BOARD_INIT
Heiko Stübner008a6102017-04-06 00:19:36 +020039 select BOARD_LATE_INIT
Heiko Stübner0a2be692017-02-18 19:46:36 +010040 select ROCKCHIP_BROM_HELPER
41 help
42 The Rockchip RK3188 is a ARM-based SoC with a quad-core Cortex-A9
43 including NEON and GPU, 512KB L2 cache, Mali-400 graphics, two
44 video interfaces, several memory options and video codec support.
45 Peripherals include Fast Ethernet, USB2 host and OTG, SDIO, I2S,
46 UART, SPI, I2C and PWMs.
47
Kever Yang168eef72017-06-23 17:17:52 +080048config ROCKCHIP_RK322X
49 bool "Support Rockchip RK3228/RK3229"
Lokesh Vutlaacf15002018-04-26 18:21:26 +053050 select CPU_V7A
Kever Yang168eef72017-06-23 17:17:52 +080051 select SUPPORT_SPL
52 select SPL
53 select ROCKCHIP_BROM_HELPER
54 select DEBUG_UART_BOARD_INIT
55 help
56 The Rockchip RK3229 is a ARM-based SoC with a dual-core Cortex-A7
57 including NEON and GPU, Mali-400 graphics, several DDR3 options
58 and video codec support. Peripherals include Gigabit Ethernet,
59 USB2 host and OTG, SDIO, I2S, UART, SPI, I2C and PWMs.
60
Simon Glass2444dae2015-08-30 16:55:38 -060061config ROCKCHIP_RK3288
62 bool "Support Rockchip RK3288"
Lokesh Vutlaacf15002018-04-26 18:21:26 +053063 select CPU_V7A
Ley Foon Tan0680f1b2017-05-03 17:13:32 +080064 select SPL_BOARD_INIT if SPL
Kever Yanga381bcf2016-07-19 21:16:59 +080065 select SUPPORT_SPL
66 select SPL
Eddie Caic3d098e2017-12-15 08:17:13 +080067 imply USB_FUNCTION_ROCKUSB
68 imply CMD_ROCKUSB
Simon Glass2444dae2015-08-30 16:55:38 -060069 help
70 The Rockchip RK3288 is a ARM-based SoC with a quad-core Cortex-A17
71 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
72 video interfaces supporting HDMI and eDP, several DDR3 options
73 and video codec support. Peripherals include Gigabit Ethernet,
Andreas Färberef904bf2016-11-02 18:03:01 +010074 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
Simon Glass2444dae2015-08-30 16:55:38 -060075
Jagan Teki849f6722018-02-23 13:13:10 +053076if ROCKCHIP_RK3288
77
Jagan Teki33554fc2018-02-23 13:13:11 +053078config TPL_TEXT_BASE
79 default 0xff704000
80
Tom Rinib32ba6f2019-01-22 17:09:25 -050081config TPL_MAX_SIZE
82 default 32768
83
Jagan Teki849f6722018-02-23 13:13:10 +053084endif
85
Kever Yang85a3cfb2017-02-23 15:37:51 +080086config ROCKCHIP_RK3328
87 bool "Support Rockchip RK3328"
88 select ARM64
89 help
90 The Rockchip RK3328 is a ARM-based SoC with a quad-core Cortex-A53.
91 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
92 video interfaces supporting HDMI and eDP, several DDR3 options
93 and video codec support. Peripherals include Gigabit Ethernet,
94 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
95
Andreas Färber37a0c602017-05-15 17:51:18 +080096config ROCKCHIP_RK3368
97 bool "Support Rockchip RK3368"
98 select ARM64
Philipp Tomsich50714572017-06-11 23:46:25 +020099 select SUPPORT_SPL
100 select SUPPORT_TPL
Philipp Tomsich4cf43782017-07-28 20:03:07 +0200101 select TPL_NEEDS_SEPARATE_TEXT_BASE if SPL
102 select TPL_NEEDS_SEPARATE_STACK if TPL
Philipp Tomsich50714572017-06-11 23:46:25 +0200103 imply SPL_SEPARATE_BSS
104 imply SPL_SERIAL_SUPPORT
105 imply TPL_SERIAL_SUPPORT
Philipp Tomsich50714572017-06-11 23:46:25 +0200106 select DEBUG_UART_BOARD_INIT
Andreas Färber37a0c602017-05-15 17:51:18 +0800107 help
Philipp Tomsich9a8f0092017-06-10 00:47:53 +0200108 The Rockchip RK3368 is a ARM-based SoC with a octa-core (organised
109 into a big and little cluster with 4 cores each) Cortex-A53 including
110 AdvSIMD, 512KB L2 cache (for the big cluster) and 256 KB L2 cache
111 (for the little cluster), PowerVR G6110 based graphics, one video
112 output processor supporting LVDS/HDMI/eDP, several DDR3 options and
113 video codec support.
114
115 On-chip peripherals include Gigabit Ethernet, USB2 host and OTG, SDIO,
116 I2S, UARTs, SPI, I2C and PWMs.
Andreas Färber37a0c602017-05-15 17:51:18 +0800117
Philipp Tomsichd9d12422017-08-02 21:26:18 +0200118if ROCKCHIP_RK3368
119
Philipp Tomsich5aa49af2017-07-28 20:20:41 +0200120config TPL_TEXT_BASE
121 default 0xff8c1000
122
123config TPL_MAX_SIZE
124 default 28672
125
126config TPL_STACK
127 default 0xff8cffff
128
Philipp Tomsichd9d12422017-08-02 21:26:18 +0200129endif
130
Kever Yanga381bcf2016-07-19 21:16:59 +0800131config ROCKCHIP_RK3399
132 bool "Support Rockchip RK3399"
133 select ARM64
Kever Yang66e87cc2017-02-22 16:56:38 +0800134 select SUPPORT_SPL
135 select SPL
136 select SPL_SEPARATE_BSS
Philipp Tomsichc0508e42017-07-26 12:29:01 +0200137 select SPL_SERIAL_SUPPORT
138 select SPL_DRIVERS_MISC_SUPPORT
Philipp Tomsich7ee16de2017-04-01 12:59:25 +0200139 select DEBUG_UART_BOARD_INIT
Andy Yane3067792017-10-11 15:00:16 +0800140 select BOARD_LATE_INIT
Andy Yanb4d23f72017-10-11 15:00:49 +0800141 select ROCKCHIP_BROM_HELPER
Kever Yanga381bcf2016-07-19 21:16:59 +0800142 help
143 The Rockchip RK3399 is a ARM-based SoC with a dual-core Cortex-A72
144 and quad-core Cortex-A53.
145 including NEON and GPU, 1MB L2 cache, Mali-T7 graphics, two
146 video interfaces supporting HDMI and eDP, several DDR3 options
147 and video codec support. Peripherals include Gigabit Ethernet,
148 USB2 host and OTG, SDIO, I2S, UARTs, SPI, I2C and PWMs.
149
Andy Yan2c1e11d2017-06-01 18:00:55 +0800150config ROCKCHIP_RV1108
151 bool "Support Rockchip RV1108"
Lokesh Vutlaacf15002018-04-26 18:21:26 +0530152 select CPU_V7A
Andy Yan2c1e11d2017-06-01 18:00:55 +0800153 help
154 The Rockchip RV1108 is a ARM-based SoC with a single-core Cortex-A7
155 and a DSP.
156
Heiko Stuebner5b5ca4c2018-10-08 13:01:56 +0200157config ROCKCHIP_USB_UART
158 bool "Route uart output to usb pins"
159 help
160 Rockchip SoCs have the ability to route the signals of the debug
161 uart through the d+ and d- pins of a specific usb phy to enable
162 some form of closed-case debugging. With this option supported
163 SoCs will enable this routing as a debug measure.
164
Philipp Tomsichee14d292017-06-29 11:21:15 +0200165config SPL_ROCKCHIP_BACK_TO_BROM
Xu Ziyuanb47ea792016-07-12 19:09:49 +0800166 bool "SPL returns to bootrom"
167 default y if ROCKCHIP_RK3036
Heiko Stübner1d845942017-02-18 19:46:25 +0100168 select ROCKCHIP_BROM_HELPER
Philipp Tomsichee14d292017-06-29 11:21:15 +0200169 depends on SPL
170 help
171 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
172 SPL will return to the boot rom, which will then load the U-Boot
173 binary to keep going on.
174
175config TPL_ROCKCHIP_BACK_TO_BROM
176 bool "TPL returns to bootrom"
177 default y if ROCKCHIP_RK3368
178 select ROCKCHIP_BROM_HELPER
179 depends on TPL
Xu Ziyuanb47ea792016-07-12 19:09:49 +0800180 help
181 Rockchip SoCs have ability to load SPL & U-Boot binary. If enabled,
182 SPL will return to the boot rom, which will then load the U-Boot
183 binary to keep going on.
184
Andy Yane3067792017-10-11 15:00:16 +0800185config ROCKCHIP_BOOT_MODE_REG
186 hex "Rockchip boot mode flag register address"
187 default 0x200081c8 if ROCKCHIP_RK3036
188 default 0x20004040 if ROCKCHIP_RK3188
189 default 0x110005c8 if ROCKCHIP_RK322X
190 default 0xff730094 if ROCKCHIP_RK3288
191 default 0xff738200 if ROCKCHIP_RK3368
192 default 0xff320300 if ROCKCHIP_RK3399
193 default 0x10300580 if ROCKCHIP_RV1108
194 default 0
195 help
196 The Soc will enter to different boot mode(defined in asm/arch/boot_mode.h)
197 according to the value from this register.
198
Kever Yangfa1392a2017-04-20 17:03:46 +0800199config ROCKCHIP_SPL_RESERVE_IRAM
200 hex "Size of IRAM reserved in SPL"
Kever Yang8a8106f2017-12-18 15:13:19 +0800201 default 0
Kever Yangfa1392a2017-04-20 17:03:46 +0800202 help
203 SPL may need reserve memory for firmware loaded by SPL, whose load
204 address is in IRAM and may overlay with SPL text area if not
205 reserved.
206
Heiko Stübner1d845942017-02-18 19:46:25 +0100207config ROCKCHIP_BROM_HELPER
208 bool
209
Philipp Tomsichb377d222017-10-10 16:21:10 +0200210config SPL_ROCKCHIP_EARLYRETURN_TO_BROM
211 bool "SPL requires early-return (for RK3188-style BROM) to BROM"
212 depends on SPL && ENABLE_ARM_SOC_BOOT0_HOOK
213 help
214 Some Rockchip BROM variants (e.g. on the RK3188) load the
215 first stage in segments and enter multiple times. E.g. on
216 the RK3188, the first 1KB of the first stage are loaded
217 first and entered; after returning to the BROM, the
218 remainder of the first stage is loaded, but the BROM
219 re-enters at the same address/to the same code as previously.
220
221 This enables support code in the BOOT0 hook for the SPL stage
222 to allow multiple entries.
223
224config TPL_ROCKCHIP_EARLYRETURN_TO_BROM
225 bool "TPL requires early-return (for RK3188-style BROM) to BROM"
226 depends on TPL && ENABLE_ARM_SOC_BOOT0_HOOK
227 help
228 Some Rockchip BROM variants (e.g. on the RK3188) load the
229 first stage in segments and enter multiple times. E.g. on
230 the RK3188, the first 1KB of the first stage are loaded
231 first and entered; after returning to the BROM, the
232 remainder of the first stage is loaded, but the BROM
233 re-enters at the same address/to the same code as previously.
234
235 This enables support code in the BOOT0 hook for the TPL stage
236 to allow multiple entries.
237
Sandy Patterson230e0e02016-08-29 07:31:16 -0400238config SPL_MMC_SUPPORT
Philipp Tomsichee14d292017-06-29 11:21:15 +0200239 default y if !SPL_ROCKCHIP_BACK_TO_BROM
Sandy Patterson230e0e02016-08-29 07:31:16 -0400240
huang linbe1d5e02015-11-17 14:20:27 +0800241source "arch/arm/mach-rockchip/rk3036/Kconfig"
Kever Yangdaeed1d2017-11-28 16:04:16 +0800242source "arch/arm/mach-rockchip/rk3128/Kconfig"
Heiko Stübner0a2be692017-02-18 19:46:36 +0100243source "arch/arm/mach-rockchip/rk3188/Kconfig"
Kever Yangb24a8ec2017-06-23 17:17:54 +0800244source "arch/arm/mach-rockchip/rk322x/Kconfig"
Heiko Stübner041cdb52016-07-16 00:17:15 +0200245source "arch/arm/mach-rockchip/rk3288/Kconfig"
Kever Yang85a3cfb2017-02-23 15:37:51 +0800246source "arch/arm/mach-rockchip/rk3328/Kconfig"
Andreas Färber37a0c602017-05-15 17:51:18 +0800247source "arch/arm/mach-rockchip/rk3368/Kconfig"
Kever Yanga381bcf2016-07-19 21:16:59 +0800248source "arch/arm/mach-rockchip/rk3399/Kconfig"
Andy Yan2c1e11d2017-06-01 18:00:55 +0800249source "arch/arm/mach-rockchip/rv1108/Kconfig"
Simon Glass2444dae2015-08-30 16:55:38 -0600250endif