blob: 46955b1f1f802f969fe2b3ac973dac33fab20036 [file] [log] [blame]
Vikas Manochae66c49f2016-02-11 15:47:20 -08001/*
2 * (C) Copyright 2016
3 * Vikas Manocha, <vikas.manocha@st.com>
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
Vikas Manochae66c49f2016-02-11 15:47:20 -080011#define CONFIG_SYS_FLASH_BASE 0x08000000
12#define CONFIG_SYS_INIT_SP_ADDR 0x20050000
Vikas Manochab9747692017-05-28 12:55:10 -070013
14#ifdef CONFIG_SUPPORT_SPL
Vikas Manocha1a73bd82017-05-28 12:55:14 -070015#define CONFIG_SYS_TEXT_BASE 0x08008000
16#define CONFIG_SYS_LOAD_ADDR 0x08008000
Vikas Manochab9747692017-05-28 12:55:10 -070017#else
18#define CONFIG_SYS_TEXT_BASE CONFIG_SYS_FLASH_BASE
Vikas Manocha1a73bd82017-05-28 12:55:14 -070019#define CONFIG_SYS_LOAD_ADDR 0xC0400000
20#define CONFIG_LOADADDR 0xC0400000
Vikas Manochab9747692017-05-28 12:55:10 -070021#endif
Vikas Manochae66c49f2016-02-11 15:47:20 -080022
Vikas Manochae66c49f2016-02-11 15:47:20 -080023/*
24 * Configuration of the external SDRAM memory
25 */
26#define CONFIG_NR_DRAM_BANKS 1
Vikas Manochae66c49f2016-02-11 15:47:20 -080027
Vikas Manochaadcc90b2016-03-09 15:18:14 -080028#define CONFIG_SYS_MAX_FLASH_SECT 8
29#define CONFIG_SYS_MAX_FLASH_BANKS 1
Vikas Manochae66c49f2016-02-11 15:47:20 -080030
Vikas Manochae66c49f2016-02-11 15:47:20 -080031#define CONFIG_ENV_SIZE (8 << 10)
32
Vikas Manochaadcc90b2016-03-09 15:18:14 -080033#define CONFIG_STM32_FLASH
Vikas Manochae66c49f2016-02-11 15:47:20 -080034#define CONFIG_STM32X7_SERIAL
35
Michael Kurzb20b70f2017-01-22 16:04:27 +010036#define CONFIG_DW_GMAC_DEFAULT_DMA_PBL (8)
37#define CONFIG_DW_ALTDESCRIPTOR
38#define CONFIG_MII
Michael Kurzfc0d3db2017-01-22 16:04:29 +010039#define CONFIG_PHY_SMSC
Michael Kurzb20b70f2017-01-22 16:04:27 +010040
Toshifumi NISHINAGAba0a3c12016-07-08 01:02:24 +090041#define CONFIG_STM32_HSE_HZ 25000000
42#define CONFIG_SYS_CLK_FREQ 200000000 /* 200 MHz */
Vikas Manochae66c49f2016-02-11 15:47:20 -080043#define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer is clocked at 1MHz */
44
45#define CONFIG_CMDLINE_TAG
46#define CONFIG_SETUP_MEMORY_TAGS
47#define CONFIG_INITRD_TAG
48#define CONFIG_REVISION_TAG
49
50#define CONFIG_SYS_CBSIZE 1024
51#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
52 + sizeof(CONFIG_SYS_PROMPT) + 16)
53
54#define CONFIG_SYS_MAXARGS 16
Michael Kurzb20b70f2017-01-22 16:04:27 +010055#define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024)
Vikas Manochae66c49f2016-02-11 15:47:20 -080056
Vikas Manochae66c49f2016-02-11 15:47:20 -080057#define CONFIG_BOOTARGS \
58 "console=ttyS0,115200 earlyprintk consoleblank=0 ignore_loglevel"
59#define CONFIG_BOOTCOMMAND \
60 "run bootcmd_romfs"
61
62#define CONFIG_EXTRA_ENV_SETTINGS \
63 "bootargs_romfs=uclinux.physaddr=0x08180000 root=/dev/mtdblock0\0" \
64 "bootcmd_romfs=setenv bootargs ${bootargs} ${bootargs_romfs};" \
65 "bootm 0x08044000 - 0x08042000\0"
66
Vikas Manochae66c49f2016-02-11 15:47:20 -080067
68/*
69 * Command line configuration.
70 */
71#define CONFIG_SYS_LONGHELP
Vikas Manochae66c49f2016-02-11 15:47:20 -080072#define CONFIG_AUTO_COMPLETE
73#define CONFIG_CMDLINE_EDITING
Vikas Manochadc11d832017-03-27 13:02:45 -070074#define CONFIG_CMD_CACHE
Vikas Manocha2f80a9f2017-04-10 15:03:00 -070075#define CONFIG_BOARD_LATE_INIT
Vikas Manochaa241c242017-04-10 15:03:02 -070076#define CONFIG_DISPLAY_BOARDINFO
Vikas Manochab9747692017-05-28 12:55:10 -070077
78/* For SPL */
79#ifdef CONFIG_SUPPORT_SPL
80#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
81#define CONFIG_SPL_FRAMEWORK
82#define CONFIG_SPL_BOARD_INIT
83#define CONFIG_SPL_TEXT_BASE CONFIG_SYS_FLASH_BASE
84#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
85#define CONFIG_SYS_SPL_LEN 0x00008000
Vikas Manocha1a73bd82017-05-28 12:55:14 -070086#define CONFIG_SYS_UBOOT_START 0x080083FD
Vikas Manochab9747692017-05-28 12:55:10 -070087#define CONFIG_SYS_UBOOT_BASE (CONFIG_SYS_FLASH_BASE + \
88 CONFIG_SYS_SPL_LEN)
Vikas Manocha55a3ef72017-05-28 12:55:13 -070089
Vikas Manocha55a3ef72017-05-28 12:55:13 -070090/* DT blob (fdt) address */
Vikas Manocha55a3ef72017-05-28 12:55:13 -070091#define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \
92 0x1C0000)
Vikas Manochab9747692017-05-28 12:55:10 -070093#endif
94/* For SPL ends */
95
Vikas Manochae66c49f2016-02-11 15:47:20 -080096#endif /* __CONFIG_H */