blob: ca2a333d43242ae48beafa0dd2e88a7d411b6c26 [file] [log] [blame]
Patrick Delaunay5f16f652018-07-09 15:17:22 +02001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2/*
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
4 * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
5 */
6/dts-v1/;
7
8#include "stm32mp157c-ed1.dts"
Patrick Delaunay35a54d42019-07-11 11:15:28 +02009#include <dt-bindings/gpio/gpio.h>
Patrick Delaunay5f16f652018-07-09 15:17:22 +020010
11/ {
12 model = "STMicroelectronics STM32MP157C eval daughter on eval mother";
13 compatible = "st,stm32mp157c-ev1", "st,stm32mp157c-ed1", "st,stm32mp157";
14
Patrice Chotard23661602019-02-12 16:50:38 +010015 chosen {
16 stdout-path = "serial0:115200n8";
17 };
18
19 aliases {
20 serial0 = &uart4;
21 ethernet0 = &ethernet0;
22 };
23
24 panel_backlight: panel-backlight {
25 compatible = "gpio-backlight";
26 gpios = <&gpiod 13 GPIO_ACTIVE_LOW>;
27 default-on;
28 status = "okay";
29 };
Patrick Delaunay5f16f652018-07-09 15:17:22 +020030};
31
32&cec {
33 pinctrl-names = "default";
34 pinctrl-0 = <&cec_pins_a>;
35 status = "okay";
36};
37
Patrice Chotard23661602019-02-12 16:50:38 +010038&dsi {
39 #address-cells = <1>;
40 #size-cells = <0>;
41 status = "okay";
42
43 ports {
44 #address-cells = <1>;
45 #size-cells = <0>;
46
47 port@0 {
48 reg = <0>;
49 dsi_in: endpoint {
50 remote-endpoint = <&ltdc_ep0_out>;
51 };
52 };
53
54 port@1 {
55 reg = <1>;
56 dsi_out: endpoint {
57 remote-endpoint = <&dsi_panel_in>;
58 };
59 };
60 };
61
62 panel-dsi@0 {
63 compatible = "raydium,rm68200";
64 reg = <0>;
65 reset-gpios = <&gpiof 15 GPIO_ACTIVE_LOW>;
66 backlight = <&panel_backlight>;
67 status = "okay";
68
69 port {
70 dsi_panel_in: endpoint {
71 remote-endpoint = <&dsi_out>;
72 };
73 };
74 };
75};
76
77&ethernet0 {
78 status = "okay";
79 pinctrl-0 = <&ethernet0_rgmii_pins_a>;
80 pinctrl-1 = <&ethernet0_rgmii_pins_sleep_a>;
81 pinctrl-names = "default", "sleep";
Christophe Roullierc8ef9532019-05-17 15:08:45 +020082 phy-mode = "rgmii-id";
Patrice Chotard23661602019-02-12 16:50:38 +010083 max-speed = <1000>;
84 phy-handle = <&phy0>;
85
86 mdio0 {
87 #address-cells = <1>;
88 #size-cells = <0>;
89 compatible = "snps,dwmac-mdio";
90 phy0: ethernet-phy@0 {
91 reg = <0>;
92 };
93 };
94};
95
Patrick Delaunayc4a739a2019-04-08 15:30:52 +020096&fmc {
97 pinctrl-names = "default", "sleep";
98 pinctrl-0 = <&fmc_pins_a>;
99 pinctrl-1 = <&fmc_sleep_pins_a>;
100 status = "okay";
101 #address-cells = <1>;
102 #size-cells = <0>;
103
104 nand: nand@0 {
105 reg = <0>;
106 nand-on-flash-bbt;
107 #address-cells = <1>;
108 #size-cells = <1>;
109 };
110};
111
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200112&i2c2 {
113 pinctrl-names = "default";
114 pinctrl-0 = <&i2c2_pins_a>;
115 i2c-scl-rising-time-ns = <185>;
116 i2c-scl-falling-time-ns = <20>;
117 status = "okay";
Patrick Delaunay1258e462019-04-12 14:38:28 +0200118
119 stmfx: stmfx@42 {
120 compatible = "st,stmfx-0300";
121 reg = <0x42>;
122 interrupts = <8 IRQ_TYPE_EDGE_RISING>;
123 interrupt-parent = <&gpioi>;
124 vdd-supply = <&v3v3>;
125
126 stmfx_pinctrl: stmfx-pin-controller {
127 compatible = "st,stmfx-0300-pinctrl";
128 gpio-controller;
129 #gpio-cells = <2>;
130 interrupt-controller;
131 #interrupt-cells = <2>;
132 gpio-ranges = <&stmfx_pinctrl 0 0 24>;
133 status = "disabled";
134 };
135 };
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200136};
137
138&i2c5 {
139 pinctrl-names = "default";
140 pinctrl-0 = <&i2c5_pins_a>;
141 i2c-scl-rising-time-ns = <185>;
142 i2c-scl-falling-time-ns = <20>;
143 status = "okay";
144};
145
Patrice Chotard23661602019-02-12 16:50:38 +0100146&ltdc {
147 status = "okay";
148
149 port {
150 #address-cells = <1>;
151 #size-cells = <0>;
152
153 ltdc_ep0_out: endpoint@0 {
154 reg = <0>;
155 remote-endpoint = <&dsi_in>;
156 };
157 };
158};
159
160&m_can1 {
Patrick Delaunay35a54d42019-07-11 11:15:28 +0200161 pinctrl-names = "default", "sleep";
Patrice Chotard23661602019-02-12 16:50:38 +0100162 pinctrl-0 = <&m_can1_pins_a>;
Patrick Delaunay35a54d42019-07-11 11:15:28 +0200163 pinctrl-1 = <&m_can1_sleep_pins_a>;
Patrice Chotard23661602019-02-12 16:50:38 +0100164 status = "okay";
165};
166
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200167&qspi {
168 pinctrl-names = "default";
169 pinctrl-0 = <&qspi_clk_pins_a &qspi_bk1_pins_a &qspi_bk2_pins_a>;
170 reg = <0x58003000 0x1000>, <0x70000000 0x4000000>;
171 #address-cells = <1>;
172 #size-cells = <0>;
173 status = "okay";
174
175 flash0: mx66l51235l@0 {
176 reg = <0>;
177 spi-rx-bus-width = <4>;
178 spi-max-frequency = <108000000>;
179 #address-cells = <1>;
180 #size-cells = <1>;
181 };
182
183 flash1: mx66l51235l@1 {
184 reg = <1>;
185 spi-rx-bus-width = <4>;
186 spi-max-frequency = <108000000>;
187 #address-cells = <1>;
188 #size-cells = <1>;
189 };
190};
191
Patrice Chotard23661602019-02-12 16:50:38 +0100192&spi1 {
193 pinctrl-names = "default";
194 pinctrl-0 = <&spi1_pins_a>;
195 status = "disabled";
196};
197
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200198&timers2 {
Patrick Delaunay35a54d42019-07-11 11:15:28 +0200199 /* spare dmas for other usage (un-delete to enable pwm capture) */
200 /delete-property/dmas;
201 /delete-property/dma-names;
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200202 status = "disabled";
203 pwm {
204 pinctrl-0 = <&pwm2_pins_a>;
205 pinctrl-names = "default";
206 status = "okay";
207 };
208 timer@1 {
209 status = "okay";
210 };
211};
212
213&timers8 {
Patrick Delaunay35a54d42019-07-11 11:15:28 +0200214 /delete-property/dmas;
215 /delete-property/dma-names;
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200216 status = "disabled";
217 pwm {
218 pinctrl-0 = <&pwm8_pins_a>;
219 pinctrl-names = "default";
220 status = "okay";
221 };
222 timer@7 {
223 status = "okay";
224 };
225};
226
227&timers12 {
Patrick Delaunay35a54d42019-07-11 11:15:28 +0200228 /delete-property/dmas;
229 /delete-property/dma-names;
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200230 status = "disabled";
231 pwm {
232 pinctrl-0 = <&pwm12_pins_a>;
233 pinctrl-names = "default";
234 status = "okay";
235 };
236 timer@11 {
237 status = "okay";
238 };
239};
240
Patrice Chotardbad48a42018-08-10 17:12:12 +0200241&usbh_ehci {
242 phys = <&usbphyc_port0>;
243 phy-names = "usb";
Patrice Chotardbad48a42018-08-10 17:12:12 +0200244 status = "okay";
245};
246
Patrice Chotard8e9c94d2018-08-10 17:12:11 +0200247&usbotg_hs {
248 pinctrl-names = "default";
249 pinctrl-0 = <&usbotg_hs_pins_a>;
Patrice Chotard23661602019-02-12 16:50:38 +0100250 dr_mode = "peripheral";
Patrice Chotard8e9c94d2018-08-10 17:12:11 +0200251 phys = <&usbphyc_port1 0>;
252 phy-names = "usb2-phy";
253 status = "okay";
254};
255
Patrick Delaunay5f16f652018-07-09 15:17:22 +0200256&usbphyc {
257 status = "okay";
258};