blob: 940455de5b2706a8e67f1646104fc923581900f2 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Sergey Temerkhanov746f9852015-10-14 09:55:50 -07002/**
3 * (C) Copyright 2014, Cavium Inc.
Sergey Temerkhanov746f9852015-10-14 09:55:50 -07004**/
5
6#include <common.h>
Simon Glass9d922452017-05-17 17:18:03 -06007#include <dm.h>
Simon Glass2cf431c2019-11-14 12:57:47 -07008#include <init.h>
Sergey Temerkhanov746f9852015-10-14 09:55:50 -07009#include <malloc.h>
10#include <errno.h>
11#include <linux/compiler.h>
12
Sergey Temerkhanov3ed2ece2015-10-14 09:55:52 -070013#include <cavium/atf.h>
Alexander Grafd473f0c2016-03-04 01:09:48 +010014#include <asm/armv8/mmu.h>
Sergey Temerkhanov3ed2ece2015-10-14 09:55:52 -070015
Sergey Temerkhanov746f9852015-10-14 09:55:50 -070016#if !CONFIG_IS_ENABLED(OF_CONTROL)
Sergey Temerkhanov746f9852015-10-14 09:55:50 -070017#include <dm/platform_data/serial_pl01x.h>
18
19static const struct pl01x_serial_platdata serial0 = {
20 .base = CONFIG_SYS_SERIAL0,
21 .type = TYPE_PL011,
22 .clock = 0,
23 .skip_init = true,
24};
25
26U_BOOT_DEVICE(thunderx_serial0) = {
27 .name = "serial_pl01x",
28 .platdata = &serial0,
29};
30
31static const struct pl01x_serial_platdata serial1 = {
32 .base = CONFIG_SYS_SERIAL1,
33 .type = TYPE_PL011,
34 .clock = 0,
35 .skip_init = true,
36};
37
38U_BOOT_DEVICE(thunderx_serial1) = {
39 .name = "serial_pl01x",
40 .platdata = &serial1,
41};
42#endif
43
44DECLARE_GLOBAL_DATA_PTR;
45
Alexander Grafd473f0c2016-03-04 01:09:48 +010046static struct mm_region thunderx_mem_map[] = {
47 {
York Suncd4b0c52016-06-24 16:46:22 -070048 .virt = 0x000000000000UL,
49 .phys = 0x000000000000UL,
Alexander Grafd473f0c2016-03-04 01:09:48 +010050 .size = 0x40000000000UL,
51 .attrs = PTE_BLOCK_MEMTYPE(MT_NORMAL) | PTE_BLOCK_NON_SHARE,
52 }, {
York Suncd4b0c52016-06-24 16:46:22 -070053 .virt = 0x800000000000UL,
54 .phys = 0x800000000000UL,
Alexander Grafd473f0c2016-03-04 01:09:48 +010055 .size = 0x40000000000UL,
56 .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
57 PTE_BLOCK_NON_SHARE,
58 }, {
York Suncd4b0c52016-06-24 16:46:22 -070059 .virt = 0x840000000000UL,
60 .phys = 0x840000000000UL,
Alexander Grafd473f0c2016-03-04 01:09:48 +010061 .size = 0x40000000000UL,
62 .attrs = PTE_BLOCK_MEMTYPE(MT_DEVICE_NGNRNE) |
63 PTE_BLOCK_NON_SHARE,
64 }, {
65 /* List terminator */
66 0,
67 }
68};
69
70struct mm_region *mem_map = thunderx_mem_map;
71
Sergey Temerkhanov746f9852015-10-14 09:55:50 -070072int board_init(void)
73{
74 return 0;
75}
76
77int timer_init(void)
78{
79 return 0;
80}
81
Sergey Temerkhanov3ed2ece2015-10-14 09:55:52 -070082int dram_init(void)
83{
84 ssize_t node_count = atf_node_count();
85 ssize_t dram_size;
86 int node;
87
88 printf("Initializing\nNodes in system: %zd\n", node_count);
89
90 gd->ram_size = 0;
91
92 for (node = 0; node < node_count; node++) {
93 dram_size = atf_dram_size(node);
94 printf("Node %d: %zd MBytes of DRAM\n", node, dram_size >> 20);
95 gd->ram_size += dram_size;
96 }
97
98 gd->ram_size -= MEM_BASE;
99
100 *(unsigned long *)CPU_RELEASE_ADDR = 0;
101
102 puts("DRAM size:");
103
104 return 0;
105}
106
Sergey Temerkhanov746f9852015-10-14 09:55:50 -0700107/*
108 * Board specific reset that is system reset.
109 */
110void reset_cpu(ulong addr)
111{
112}
113
114/*
115 * Board specific ethernet initialization routine.
116 */
117int board_eth_init(bd_t *bis)
118{
119 int rc = 0;
120
121 return rc;
122}
123
124#ifdef CONFIG_PCI
125void pci_init_board(void)
126{
127 printf("DEBUG: PCI Init TODO *****\n");
128}
129#endif