blob: 2ac93be4ec59c277dfa3bdf62dd1dde01eb42cc3 [file] [log] [blame]
Poonam Aggrwal728ece32009-08-05 13:29:24 +05301/*
Kumar Gala7c57f3e2011-01-11 00:52:35 -06002 * Copyright 2009-2011 Freescale Semiconductor, Inc.
Poonam Aggrwal728ece32009-08-05 13:29:24 +05303 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23/*
24 * P1 P2 RDB board configuration file
25 * This file is intended to address a set of Low End and Ultra Low End
26 * Freescale SOCs of QorIQ series(RDB platforms).
27 * Currently only P2020RDB
28 */
29
30#ifndef __CONFIG_H
31#define __CONFIG_H
32
Poonam Aggrwale0082f72011-02-09 20:05:29 +000033#ifdef CONFIG_36BIT
34#define CONFIG_PHYS_64BIT
35#endif
36
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020037#ifdef CONFIG_P1011RDB
Kumar Gala62ca21c2009-09-10 16:31:53 -050038#define CONFIG_P1011
39#endif
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020040#ifdef CONFIG_P1020RDB
Kumar Gala62ca21c2009-09-10 16:31:53 -050041#define CONFIG_P1020
42#endif
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020043#ifdef CONFIG_P2010RDB
Kumar Gala62ca21c2009-09-10 16:31:53 -050044#define CONFIG_P2010
45#endif
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020046#ifdef CONFIG_P2020RDB
Kumar Gala62ca21c2009-09-10 16:31:53 -050047#define CONFIG_P2020
48#endif
49
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020050#ifdef CONFIG_NAND
Dipen Dudhatf7780ec2009-10-08 13:33:18 +053051#define CONFIG_NAND_U_BOOT 1
52#define CONFIG_RAMBOOT_NAND 1
Haiying Wang96196a12010-11-10 15:37:13 -050053#ifdef CONFIG_NAND_SPL
54#define CONFIG_SYS_TEXT_BASE_SPL 0xfff00000
55#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE_SPL /* start of monitor */
56#else
Kumar Gala00203c62011-01-31 15:57:01 -060057#define CONFIG_SYS_LDSCRIPT $(TOPDIR)/$(CPUDIR)/u-boot-nand.lds
Wolfgang Denk2ae18242010-10-06 09:05:45 +020058#define CONFIG_SYS_TEXT_BASE 0xf8f82000
Haiying Wang96196a12010-11-10 15:37:13 -050059#endif /* CONFIG_NAND_SPL */
Dipen Dudhatf7780ec2009-10-08 13:33:18 +053060#endif
61
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020062#ifdef CONFIG_SDCARD
Dipen Dudhatfad15092009-10-08 13:33:29 +053063#define CONFIG_RAMBOOT_SDCARD 1
Priyanka Jain0c871e952011-02-08 13:13:15 +053064#define CONFIG_SYS_TEXT_BASE 0x11000000
65#define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
Dipen Dudhatfad15092009-10-08 13:33:29 +053066#endif
67
Wolfgang Denkd24f2d32010-10-04 19:58:00 +020068#ifdef CONFIG_SPIFLASH
Dipen Dudhatfad15092009-10-08 13:33:29 +053069#define CONFIG_RAMBOOT_SPIFLASH 1
Priyanka Jain0c871e952011-02-08 13:13:15 +053070#define CONFIG_SYS_TEXT_BASE 0x11000000
71#define CONFIG_RESET_VECTOR_ADDRESS 0x1107fffc
Wolfgang Denk2ae18242010-10-06 09:05:45 +020072#endif
73
74#ifndef CONFIG_SYS_TEXT_BASE
75#define CONFIG_SYS_TEXT_BASE 0xeff80000
Dipen Dudhatfad15092009-10-08 13:33:29 +053076#endif
77
Kumar Gala7a577fd2011-01-12 02:48:53 -060078#ifndef CONFIG_RESET_VECTOR_ADDRESS
79#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
80#endif
81
Haiying Wang96196a12010-11-10 15:37:13 -050082#ifndef CONFIG_SYS_MONITOR_BASE
83#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
84#endif
85
Poonam Aggrwal728ece32009-08-05 13:29:24 +053086/* High Level Configuration Options */
87#define CONFIG_BOOKE 1 /* BOOKE */
88#define CONFIG_E500 1 /* BOOKE e500 family */
89#define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48/P1020/P2020,etc*/
90#define CONFIG_FSL_ELBC 1 /* Enable eLBC Support */
Prabhakar Kushwahab7070902011-01-19 10:52:04 +053091
Poonam Aggrwal33f3f342009-08-21 07:29:58 +053092#define CONFIG_PCI 1 /* Enable PCI/PCIE */
Prabhakar Kushwahab7070902011-01-19 10:52:04 +053093#if defined(CONFIG_PCI)
Poonam Aggrwal33f3f342009-08-21 07:29:58 +053094#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
95#define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */
96#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
97#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
98#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
Prabhakar Kushwahab7070902011-01-19 10:52:04 +053099#endif /* #if defined(CONFIG_PCI) */
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530100#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
101#define CONFIG_TSEC_ENET /* tsec ethernet support */
102#define CONFIG_ENV_OVERWRITE
103
Prabhakar Kushwahab7070902011-01-19 10:52:04 +0530104#if defined(CONFIG_PCI)
Poonam Aggrwalddac6f02010-07-01 14:24:36 +0530105#define CONFIG_E1000 1 /* E1000 pci Ethernet card*/
Prabhakar Kushwahab7070902011-01-19 10:52:04 +0530106#endif
107
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530108#ifndef __ASSEMBLY__
109extern unsigned long get_board_sys_clk(unsigned long dummy);
110#endif
111#define CONFIG_DDR_CLK_FREQ 66666666 /* DDRCLK on P1_P2 RDB */
112#define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /*sysclk for P1_P2 RDB */
113
114#if defined(CONFIG_P2020) || defined(CONFIG_P1020)
115#define CONFIG_MP
116#endif
117
Poonam Aggrwal525f6c32010-06-23 19:38:06 +0530118#define CONFIG_HWCONFIG
119
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530120/*
121 * These can be toggled for performance analysis, otherwise use default.
122 */
123#define CONFIG_L2_CACHE /* toggle L2 cache */
124#define CONFIG_BTB /* toggle branch predition */
125
126#define CONFIG_ADDR_STREAMING /* toggle addr streaming */
127
128#define CONFIG_ENABLE_36BIT_PHYS 1
129
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000130#ifdef CONFIG_PHYS_64BIT
131#define CONFIG_ADDR_MAP 1
132#define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
133#endif
134
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530135#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
136#define CONFIG_SYS_MEMTEST_END 0x1fffffff
137#define CONFIG_PANIC_HANG /* do not reset board on panic */
138
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530139 /*
140 * Config the L2 Cache as L2 SRAM
141 */
142#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
143#ifdef CONFIG_PHYS_64BIT
144#define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull
145#else
146#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
147#endif
148#define CONFIG_SYS_L2_SIZE (512 << 10)
149#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
150
Timur Tabie46fedf2011-08-04 18:03:41 -0500151#define CONFIG_SYS_CCSRBAR 0xffe00000
152#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530153
Kumar Gala8d22ddc2011-11-09 09:10:49 -0600154#if defined(CONFIG_NAND_SPL)
Timur Tabie46fedf2011-08-04 18:03:41 -0500155#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530156#endif
157
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530158/* DDR Setup */
159#define CONFIG_FSL_DDR2
160#undef CONFIG_FSL_DDR_INTERACTIVE
161#undef CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530162
163#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
164
165#define CONFIG_SYS_SDRAM_SIZE 1024 /* DDR size on P1_P2 RDBs */
166#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
167#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
168
169#define CONFIG_NUM_DDR_CONTROLLERS 1
170#define CONFIG_DIMM_SLOTS_PER_CTLR 1
171#define CONFIG_CHIP_SELECTS_PER_CTRL 1
172
173#define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d
174#define CONFIG_SYS_DDR_ERR_DIS 0x00000000
175#define CONFIG_SYS_DDR_SBE 0x00FF0000
176
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530177/*
178 * Memory map
179 *
180 * 0x0000_0000 0x3fff_ffff DDR 1G cacheablen
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500181 * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
182 * 0xffc0_0000 0xffc3_ffff PCI IO range 256k non-cacheable
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530183 *
184 * Localbus cacheable (TBD)
185 * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable
186 *
187 * Localbus non-cacheable
188 * 0xef00_0000 0xefff_ffff FLASH 16M non-cacheable
189 * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable
190 * 0xffb0_0000 0xffbf_ffff VSC7385 switch 1M non-cacheable
191 * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0
192 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
193 */
194
195/*
196 * Local Bus Definitions
197 */
198#define CONFIG_SYS_FLASH_BASE 0xef000000 /* start of FLASH 16M */
199
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000200#ifdef CONFIG_PHYS_64BIT
201#define CONFIG_SYS_FLASH_BASE_PHYS 0xfef000000ull
202#else
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530203#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000204#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530205
206#define CONFIG_FLASH_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | \
207 BR_PS_16 | BR_V)
208#define CONFIG_FLASH_OR_PRELIM 0xff000ff7
209
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000210#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS}
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530211#define CONFIG_SYS_FLASH_QUIET_TEST
212#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
213
214#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
215#define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
216#undef CONFIG_SYS_FLASH_CHECKSUM
217#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
218#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
219
Kumar Galaa55bb832010-11-29 14:32:11 -0600220#if defined(CONFIG_RAMBOOT_NAND) || defined(CONFIG_RAMBOOT_SDCARD) || \
221 defined(CONFIG_RAMBOOT_SPIFLASH)
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530222#define CONFIG_SYS_RAMBOOT
Kumar Galaa55bb832010-11-29 14:32:11 -0600223#define CONFIG_SYS_EXTRA_ENV_RELOC
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530224#else
225#undef CONFIG_SYS_RAMBOOT
226#endif
227
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530228#define CONFIG_FLASH_CFI_DRIVER
229#define CONFIG_SYS_FLASH_CFI
230#define CONFIG_SYS_FLASH_EMPTY_INFO
231#define CONFIG_SYS_FLASH_AMD_CHECK_DQ7
232
233#define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
Ramneek Mehresh2bad42a2011-04-09 13:08:47 -0500234#define CONFIG_MISC_INIT_R
Vivek Mahajan66e821e2010-01-07 14:27:14 +0530235#define CONFIG_HWCONFIG
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530236
237#define CONFIG_SYS_INIT_RAM_LOCK 1
238#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* stack in RAM */
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000239#ifdef CONFIG_PHYS_64BIT
240#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0xf
241#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR
242/* The assembler doesn't like typecast */
243#define CONFIG_SYS_INIT_RAM_ADDR_PHYS \
244 ((CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH * 1ull << 32) | \
245 CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW)
246#else
247#define CONFIG_SYS_INIT_RAM_ADDR_PHYS CONFIG_SYS_INIT_RAM_ADDR /* Initial L1 address */
248#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_HIGH 0
249#define CONFIG_SYS_INIT_RAM_ADDR_PHYS_LOW CONFIG_SYS_INIT_RAM_ADDR_PHYS
250#endif
Wolfgang Denk553f0982010-10-26 13:32:32 +0200251#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530252
Wolfgang Denk553f0982010-10-26 13:32:32 +0200253#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE \
Wolfgang Denk25ddd1f2010-10-26 14:34:52 +0200254 - GENERATED_GBL_DATA_SIZE)
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530255#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
256
257#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon*/
258#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc*/
259
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530260#ifndef CONFIG_NAND_SPL
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530261#define CONFIG_SYS_NAND_BASE 0xffa00000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000262#ifdef CONFIG_PHYS_64BIT
263#define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull
264#else
265#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
266#endif
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530267#else
268#define CONFIG_SYS_NAND_BASE 0xfff00000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000269#ifdef CONFIG_PHYS_64BIT
270#define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull
271#else
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530272#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000273#endif
274#endif
275
Vladimir Zapolskiy6bbb3e92011-11-20 16:10:16 +0200276#define CONFIG_CMD_NAND
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530277#define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE}
278#define CONFIG_SYS_MAX_NAND_DEVICE 1
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530279#define CONFIG_MTD_NAND_VERIFY_WRITE
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530280#define CONFIG_NAND_FSL_ELBC 1
281#define CONFIG_SYS_NAND_BLOCK_SIZE (16 * 1024)
282
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530283/* NAND boot: 4K NAND loader config */
284#define CONFIG_SYS_NAND_SPL_SIZE 0x1000
285#define CONFIG_SYS_NAND_U_BOOT_SIZE ((512 << 10) - 0x2000)
286#define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR)
287#define CONFIG_SYS_NAND_U_BOOT_START (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE)
288#define CONFIG_SYS_NAND_U_BOOT_OFFS (0)
289#define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000)
290#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
291
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530292/* NAND flash config */
Matthew McClintocka3055c52011-04-05 14:39:33 -0500293#define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530294 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
295 | BR_PS_8 /* Port Size = 8 bit */ \
296 | BR_MS_FCM /* MSEL = FCM */ \
297 | BR_V) /* valid */
298
Matthew McClintocka3055c52011-04-05 14:39:33 -0500299#define CONFIG_SYS_NAND_OR_PRELIM (0xFFF80000 /* length 32K */ \
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530300 | OR_FCM_CSCT \
301 | OR_FCM_CST \
302 | OR_FCM_CHT \
303 | OR_FCM_SCY_1 \
304 | OR_FCM_TRLX \
305 | OR_FCM_EHTR)
306
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530307#ifdef CONFIG_RAMBOOT_NAND
Matthew McClintocka3055c52011-04-05 14:39:33 -0500308#define CONFIG_SYS_BR0_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
309#define CONFIG_SYS_OR0_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530310#define CONFIG_SYS_BR1_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
311#define CONFIG_SYS_OR1_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
312#else
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530313#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
314#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
Matthew McClintocka3055c52011-04-05 14:39:33 -0500315#define CONFIG_SYS_BR1_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
316#define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530317#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530318
319#define CONFIG_SYS_VSC7385_BASE 0xffb00000
320
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000321#ifdef CONFIG_PHYS_64BIT
322#define CONFIG_SYS_VSC7385_BASE_PHYS 0xfffb00000ull
323#else
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530324#define CONFIG_SYS_VSC7385_BASE_PHYS CONFIG_SYS_VSC7385_BASE
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000325#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530326
Poonam Aggrwal09f9ee12011-02-07 15:08:29 +0530327#define CONFIG_SYS_BR2_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_VSC7385_BASE) \
328 | BR_PS_8 | BR_V)
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530329#define CONFIG_SYS_OR2_PRELIM (OR_AM_128KB | OR_GPCM_CSNT | OR_GPCM_XACS | \
330 OR_GPCM_SCY_15 | OR_GPCM_SETA | OR_GPCM_TRLX | \
331 OR_GPCM_EHTR | OR_GPCM_EAD)
332
333/* Serial Port - controlled on board with jumper J8
334 * open - index 2
335 * shorted - index 1
336 */
337#define CONFIG_CONS_INDEX 1
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530338#define CONFIG_SYS_NS16550
339#define CONFIG_SYS_NS16550_SERIAL
340#define CONFIG_SYS_NS16550_REG_SIZE 1
341#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Kumar Gala93341902010-04-07 01:34:11 -0500342#ifdef CONFIG_NAND_SPL
343#define CONFIG_NS16550_MIN_FUNCTIONS
344#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530345
346#define CONFIG_SERIAL_MULTI 1 /* Enable both serial ports */
347#define CONFIG_SYS_CONSOLE_IS_IN_ENV /* determine from environment */
348
349#define CONFIG_SYS_BAUDRATE_TABLE \
350 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
351
352#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
353#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
354
355/* Use the HUSH parser */
356#define CONFIG_SYS_HUSH_PARSER
357#ifdef CONFIG_SYS_HUSH_PARSER
358#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
359#endif
360
361/*
362 * Pass open firmware flat tree
363 */
364#define CONFIG_OF_LIBFDT 1
365#define CONFIG_OF_BOARD_SETUP 1
366#define CONFIG_OF_STDOUT_VIA_ALIAS 1
367
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530368/* new uImage format support */
369#define CONFIG_FIT 1
370#define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */
371
372/* I2C */
373#define CONFIG_FSL_I2C /* Use FSL common I2C driver */
374#define CONFIG_HARD_I2C /* I2C with hardware support */
375#undef CONFIG_SOFT_I2C /* I2C bit-banged */
376#define CONFIG_I2C_MULTI_BUS
377#define CONFIG_I2C_CMD_TREE
378#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address*/
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530379#define CONFIG_SYS_I2C_SLAVE 0x7F
380#define CONFIG_SYS_I2C_NOPROBES {{0,0x29}} /* Don't probe these addrs */
381#define CONFIG_SYS_I2C_OFFSET 0x3000
382#define CONFIG_SYS_I2C2_OFFSET 0x3100
383
384/*
385 * I2C2 EEPROM
386 */
387#define CONFIG_ID_EEPROM
388#ifdef CONFIG_ID_EEPROM
389#define CONFIG_SYS_I2C_EEPROM_NXID
390#endif
Priyanka Jainb1d67852011-02-08 13:17:56 +0530391#define CONFIG_SYS_I2C_EEPROM_ADDR 0x52
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530392#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
393#define CONFIG_SYS_EEPROM_BUS_NUM 1
394
Priyanka Jaincac29f22011-02-08 13:18:34 +0530395#define CONFIG_SYS_I2C_PCA9557_ADDR 0x18
396
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530397#define CONFIG_RTC_DS1337
Priyanka Jain39c2a6e2010-10-25 14:52:53 +0530398#define CONFIG_SYS_RTC_DS1337_NOOSC
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530399#define CONFIG_SYS_I2C_RTC_ADDR 0x68
Priyanka Jainc62a6cf2011-02-08 13:17:35 +0530400
401/* eSPI - Enhanced SPI */
402#define CONFIG_FSL_ESPI
403#define CONFIG_SPI_FLASH
404#define CONFIG_SPI_FLASH_SPANSION
405#define CONFIG_CMD_SF
406#define CONFIG_SF_DEFAULT_SPEED 10000000
407#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
408
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530409/*
410 * General PCI
411 * Memory space is mapped 1-1, but I/O space must start from 0.
412 */
413
Prabhakar Kushwahab7070902011-01-19 10:52:04 +0530414#if defined(CONFIG_PCI)
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500415/* controller 2, Slot 2, tgtid 2, Base address 9000 */
Kumar Gala06eb4d82010-12-17 10:42:01 -0600416#define CONFIG_SYS_PCIE2_NAME "Slot 1"
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530417#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000418#ifdef CONFIG_PHYS_64BIT
419#define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000
420#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
421#else
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530422#define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
423#define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000424#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530425#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500426#define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
427#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000428#ifdef CONFIG_PHYS_64BIT
429#define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull
430#else
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500431#define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000432#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530433#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
434
435/* controller 1, Slot 1, tgtid 1, Base address a000 */
Kumar Gala06eb4d82010-12-17 10:42:01 -0600436#define CONFIG_SYS_PCIE1_NAME "Slot 2"
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500437#define CONFIG_SYS_PCIE1_MEM_VIRT 0x80000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000438#ifdef CONFIG_PHYS_64BIT
439#define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
440#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc00000000ull
441#else
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500442#define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
443#define CONFIG_SYS_PCIE1_MEM_PHYS 0x80000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000444#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530445#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500446#define CONFIG_SYS_PCIE1_IO_VIRT 0xffc00000
447#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000448#ifdef CONFIG_PHYS_64BIT
449#define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc00000ull
450#else
Prabhakar Kushwahab0c5ceb2011-03-23 04:21:13 -0500451#define CONFIG_SYS_PCIE1_IO_PHYS 0xffc00000
Poonam Aggrwale0082f72011-02-09 20:05:29 +0000452#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530453#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
454
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530455#define CONFIG_PCI_PNP /* do pci plug-and-play */
456
457#undef CONFIG_EEPRO100
458#undef CONFIG_TULIP
459#undef CONFIG_RTL8139
460
461#ifdef CONFIG_RTL8139
462/* This macro is used by RTL8139 but not defined in PPC architecture */
463#define KSEG1ADDR(x) (x)
464#define _IO_BASE 0x00000000
465#endif
466
467
468#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
469#define CONFIG_DOS_PARTITION
470
471#endif /* CONFIG_PCI */
472
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530473
Prabhakar Kushwahab7070902011-01-19 10:52:04 +0530474#if defined(CONFIG_TSEC_ENET)
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530475#define CONFIG_MII 1 /* MII PHY management */
476#define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
477#define CONFIG_TSEC1 1
478#define CONFIG_TSEC1_NAME "eTSEC1"
479#define CONFIG_TSEC2 1
480#define CONFIG_TSEC2_NAME "eTSEC2"
481#define CONFIG_TSEC3 1
482#define CONFIG_TSEC3_NAME "eTSEC3"
483
484#define TSEC1_PHY_ADDR 2
485#define TSEC2_PHY_ADDR 0
486#define TSEC3_PHY_ADDR 1
487
488#define CONFIG_VSC7385_ENET
489
490#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
491#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
492#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
493
494#define TSEC1_PHYIDX 0
495#define TSEC2_PHYIDX 0
496#define TSEC3_PHYIDX 0
497
498/* Vitesse 7385 */
499
500#ifdef CONFIG_VSC7385_ENET
501/* The size of the VSC7385 firmware image */
502#define CONFIG_VSC7385_IMAGE_SIZE 8192
503#endif
504
505#define CONFIG_ETHPRIME "eTSEC1"
506
507#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
Felix Radensky90b5bf22010-06-28 01:57:39 +0300508
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530509#endif /* CONFIG_TSEC_ENET */
510
511/*
512 * Environment
513 */
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530514#if defined(CONFIG_SYS_RAMBOOT)
515#if defined(CONFIG_RAMBOOT_NAND)
516 #define CONFIG_ENV_IS_IN_NAND 1
517 #define CONFIG_ENV_SIZE CONFIG_SYS_NAND_BLOCK_SIZE
518 #define CONFIG_ENV_OFFSET ((512 * 1024) + CONFIG_SYS_NAND_BLOCK_SIZE)
Priyanka Jaine59a93e2011-02-08 13:17:15 +0530519#elif defined(CONFIG_RAMBOOT_SDCARD)
520#define CONFIG_ENV_IS_IN_MMC
Fabio Estevam4394d0c2012-01-11 09:20:50 +0000521#define CONFIG_FSL_FIXED_MMC_LOCATION
Priyanka Jaine59a93e2011-02-08 13:17:15 +0530522#define CONFIG_ENV_SIZE 0x2000
523#define CONFIG_SYS_MMC_ENV_DEV 0
524#elif defined(CONFIG_RAMBOOT_SPIFLASH)
Priyanka Jainc62a6cf2011-02-08 13:17:35 +0530525 #define CONFIG_ENV_IS_IN_SPI_FLASH
526 #define CONFIG_ENV_SPI_BUS 0
527 #define CONFIG_ENV_SPI_CS 0
528 #define CONFIG_ENV_SPI_MAX_HZ 10000000
529 #define CONFIG_ENV_SPI_MODE 0
530 #define CONFIG_ENV_OFFSET 0x100000 /* 1MB */
531 #define CONFIG_ENV_SECT_SIZE 0x10000
Dipen Dudhatfad15092009-10-08 13:33:29 +0530532 #define CONFIG_ENV_SIZE 0x2000
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530533#endif
Dipen Dudhatf7780ec2009-10-08 13:33:18 +0530534#else
535 #define CONFIG_ENV_IS_IN_FLASH 1
536 #if CONFIG_SYS_MONITOR_BASE > 0xfff80000
537 #define CONFIG_ENV_ADDR 0xfff80000
538 #else
539 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
540 #endif
541 #define CONFIG_ENV_SIZE 0x2000
542 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
543#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530544
545#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
546#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
547
548/*
549 * Command line configuration.
550 */
551#include <config_cmd_default.h>
552
553#define CONFIG_CMD_DATE
554#define CONFIG_CMD_ELF
555#define CONFIG_CMD_I2C
556#define CONFIG_CMD_IRQ
557#define CONFIG_CMD_MII
558#define CONFIG_CMD_PING
559#define CONFIG_CMD_SETEXPR
Becky Bruce199e2622010-06-17 11:37:25 -0500560#define CONFIG_CMD_REGINFO
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530561
562#if defined(CONFIG_PCI)
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530563#define CONFIG_CMD_NET
564#define CONFIG_CMD_PCI
565#endif
566
567#undef CONFIG_WATCHDOG /* watchdog disabled */
568
569#define CONFIG_MMC 1
570
571#ifdef CONFIG_MMC
572#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
573#define CONFIG_CMD_MMC
574#define CONFIG_DOS_PARTITION
575#define CONFIG_FSL_ESDHC
576#define CONFIG_GENERIC_MMC
577#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
578#ifdef CONFIG_P2020
579#define CONFIG_SYS_FSL_ESDHC_USE_PIO /* P2020 eSDHC DMA is not functional*/
580#endif
581#endif
582
Ramneek Mehresh1120ad62011-08-24 19:22:44 +0530583#define CONFIG_HAS_FSL_DR_USB
584
585#if defined(CONFIG_HAS_FSL_DR_USB)
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530586#define CONFIG_USB_EHCI
587
588#ifdef CONFIG_USB_EHCI
589#define CONFIG_CMD_USB
590#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
591#define CONFIG_USB_EHCI_FSL
592#define CONFIG_USB_STORAGE
Ramneek Mehresh1120ad62011-08-24 19:22:44 +0530593#endif
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530594#endif
595
596#if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI)
597#define CONFIG_CMD_EXT2
598#define CONFIG_CMD_FAT
599#define CONFIG_DOS_PARTITION
600#endif
601
602/*
603 * Miscellaneous configurable options
604 */
605#define CONFIG_SYS_LONGHELP /* undef to save memory */
606#define CONFIG_CMDLINE_EDITING /* Command-line editing */
Kim Phillips5be58f52010-07-14 19:47:18 -0500607#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530608#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
609#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
610#if defined(CONFIG_CMD_KGDB)
611#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
612#else
613#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
614#endif
615#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
616 /* Print Buffer Size */
617#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
618#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE/* Boot Argument Buffer Size */
619#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */
620
621/*
622 * For booting Linux, the board info and command line data
Kumar Galaa832ac42011-04-28 10:13:41 -0500623 * have to be in the first 64 MB of memory, since this is
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530624 * the maximum mapped by the Linux kernel during initialization.
625 */
Kumar Galaa832ac42011-04-28 10:13:41 -0500626#define CONFIG_SYS_BOOTMAPSZ (64 << 20)/* Initial Memory map for Linux*/
627#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530628
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530629#if defined(CONFIG_CMD_KGDB)
630#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
631#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
632#endif
633
634/*
635 * Environment Configuration
636 */
637
638#if defined(CONFIG_TSEC_ENET)
639#define CONFIG_HAS_ETH0
640#define CONFIG_HAS_ETH1
641#define CONFIG_HAS_ETH2
642#endif
643
644#define CONFIG_HOSTNAME P2020RDB
Joe Hershberger8b3637c2011-10-13 13:03:47 +0000645#define CONFIG_ROOTPATH "/opt/nfsroot"
Joe Hershbergerb3f44c22011-10-13 13:03:48 +0000646#define CONFIG_BOOTFILE "uImage"
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530647#define CONFIG_UBOOTPATH u-boot.bin/* U-Boot image on TFTP server */
648
649/* default location for tftp and bootm */
650#define CONFIG_LOADADDR 1000000
651
652#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
653#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
654
655#define CONFIG_BAUDRATE 115200
656
657#define CONFIG_EXTRA_ENV_SETTINGS \
658 "netdev=eth0\0" \
659 "uboot=" MK_STR(CONFIG_UBOOTPATH) "\0" \
660 "loadaddr=1000000\0" \
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530661 "tftpflash=tftpboot $loadaddr $uboot; " \
Wolfgang Denk14d0a022010-10-07 21:51:12 +0200662 "protect off " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
663 "erase " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
664 "cp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize; " \
665 "protect on " MK_STR(CONFIG_SYS_TEXT_BASE) " +$filesize; " \
666 "cmp.b $loadaddr " MK_STR(CONFIG_SYS_TEXT_BASE) " $filesize\0" \
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530667 "consoledev=ttyS0\0" \
668 "ramdiskaddr=2000000\0" \
669 "ramdiskfile=rootfs.ext2.gz.uboot\0" \
670 "fdtaddr=c00000\0" \
671 "fdtfile=p2020rdb.dtb\0" \
672 "bdev=sda1\0" \
673 "jffs2nor=mtdblock3\0" \
674 "norbootaddr=ef080000\0" \
675 "norfdtaddr=ef040000\0" \
676 "jffs2nand=mtdblock9\0" \
677 "nandbootaddr=100000\0" \
678 "nandfdtaddr=80000\0" \
679 "nandimgsize=400000\0" \
680 "nandfdtsize=80000\0" \
Ramneek Mehresh68d42302011-06-07 10:10:43 +0000681 "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0" \
Poonam Aggrwal728ece32009-08-05 13:29:24 +0530682 "vscfw_addr=ef000000\0" \
683 "othbootargs=ramdisk_size=600000\0" \
684 "usbfatboot=setenv bootargs root=/dev/ram rw " \
685 "console=$consoledev,$baudrate $othbootargs; " \
686 "usb start;" \
687 "fatload usb 0:2 $loadaddr $bootfile;" \
688 "fatload usb 0:2 $fdtaddr $fdtfile;" \
689 "fatload usb 0:2 $ramdiskaddr $ramdiskfile;" \
690 "bootm $loadaddr $ramdiskaddr $fdtaddr\0" \
691 "usbext2boot=setenv bootargs root=/dev/ram rw " \
692 "console=$consoledev,$baudrate $othbootargs; " \
693 "usb start;" \
694 "ext2load usb 0:4 $loadaddr $bootfile;" \
695 "ext2load usb 0:4 $fdtaddr $fdtfile;" \
696 "ext2load usb 0:4 $ramdiskaddr $ramdiskfile;" \
697 "bootm $loadaddr $ramdiskaddr $fdtaddr\0" \
698 "norboot=setenv bootargs root=/dev/$jffs2nor rw " \
699 "console=$consoledev,$baudrate rootfstype=jffs2 $othbootargs;" \
700 "bootm $norbootaddr - $norfdtaddr\0" \
701 "nandboot=setenv bootargs root=/dev/$jffs2nand rw rootfstype=jffs2 " \
702 "console=$consoledev,$baudrate $othbootargs;" \
703 "nand read 2000000 $nandbootaddr $nandimgsize;" \
704 "nand read 3000000 $nandfdtaddr $nandfdtsize;" \
705 "bootm 2000000 - 3000000;\0"
706
707#define CONFIG_NFSBOOTCOMMAND \
708 "setenv bootargs root=/dev/nfs rw " \
709 "nfsroot=$serverip:$rootpath " \
710 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
711 "console=$consoledev,$baudrate $othbootargs;" \
712 "tftp $loadaddr $bootfile;" \
713 "tftp $fdtaddr $fdtfile;" \
714 "bootm $loadaddr - $fdtaddr"
715
716#define CONFIG_HDBOOT \
717 "setenv bootargs root=/dev/$bdev rw rootdelay=30 " \
718 "console=$consoledev,$baudrate $othbootargs;" \
719 "usb start;" \
720 "ext2load usb 0:1 $loadaddr /boot/$bootfile;" \
721 "ext2load usb 0:1 $fdtaddr /boot/$fdtfile;" \
722 "bootm $loadaddr - $fdtaddr"
723
724#define CONFIG_RAMBOOTCOMMAND \
725 "setenv bootargs root=/dev/ram rw " \
726 "console=$consoledev,$baudrate $othbootargs; " \
727 "tftp $ramdiskaddr $ramdiskfile;" \
728 "tftp $loadaddr $bootfile;" \
729 "tftp $fdtaddr $fdtfile;" \
730 "bootm $loadaddr $ramdiskaddr $fdtaddr"
731
732#define CONFIG_BOOTCOMMAND CONFIG_HDBOOT
733
734#endif /* __CONFIG_H */