blob: 119b4a652cc2a526d6584c568540a883b2ce9985 [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Bo Shen7ca6f362014-02-09 15:52:39 +08002/*
3 * Configuration settings for the SAMA5D3 Xplained board.
4 *
5 * Copyright (C) 2014 Atmel Corporation
6 * Bo Shen <voice.shen@atmel.com>
Bo Shen7ca6f362014-02-09 15:52:39 +08007 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
Fabien Lehousseldf1cf772020-02-24 16:45:31 +010012#include <linux/sizes.h>
Wu, Joshb2d387b2015-03-30 14:51:19 +080013#include "at91-sama5_common.h"
Bo Shen7ca6f362014-02-09 15:52:39 +080014
Bo Shen7ca6f362014-02-09 15:52:39 +080015/*
16 * This needs to be defined for the OHCI code to work but it is defined as
17 * ATMEL_ID_UHPHS in the CPU specific header files.
18 */
Wenyou Yange61ed482017-09-14 11:07:42 +080019#define ATMEL_ID_UHP 32
Bo Shen7ca6f362014-02-09 15:52:39 +080020
21/*
22 * Specify the clock enable bit in the PMC_SCER register.
23 */
Wenyou Yange61ed482017-09-14 11:07:42 +080024#define ATMEL_PMC_UHP (1 << 6)
Bo Shen7ca6f362014-02-09 15:52:39 +080025
Bo Shen7ca6f362014-02-09 15:52:39 +080026/* SDRAM */
Wenyou Yange61ed482017-09-14 11:07:42 +080027#define CONFIG_SYS_SDRAM_BASE 0x20000000
Bo Shen7ca6f362014-02-09 15:52:39 +080028#define CONFIG_SYS_SDRAM_SIZE 0x10000000
29
Bo Shencd23aac42014-03-19 14:48:45 +080030#ifdef CONFIG_SPL_BUILD
Wenyou Yang18788042017-04-14 08:51:45 +080031#define CONFIG_SYS_INIT_SP_ADDR 0x318000
Bo Shencd23aac42014-03-19 14:48:45 +080032#else
Bo Shen7ca6f362014-02-09 15:52:39 +080033#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou Yang18788042017-04-14 08:51:45 +080034 (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Bo Shencd23aac42014-03-19 14:48:45 +080035#endif
Bo Shen7ca6f362014-02-09 15:52:39 +080036
37/* NAND flash */
Bo Shen7ca6f362014-02-09 15:52:39 +080038#ifdef CONFIG_CMD_NAND
Bo Shen7ca6f362014-02-09 15:52:39 +080039#define CONFIG_SYS_MAX_NAND_DEVICE 1
Wenyou Yange61ed482017-09-14 11:07:42 +080040#define CONFIG_SYS_NAND_BASE 0x60000000
Bo Shen7ca6f362014-02-09 15:52:39 +080041/* our ALE is AD21 */
42#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
43/* our CLE is AD22 */
44#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
Tom Rini8f1a80e2017-07-28 21:31:42 -040045#endif
Bo Shen7ca6f362014-02-09 15:52:39 +080046
Bo Shen7ca6f362014-02-09 15:52:39 +080047/* USB */
Bo Shen7ca6f362014-02-09 15:52:39 +080048#ifdef CONFIG_CMD_USB
49#define CONFIG_USB_ATMEL
50#define CONFIG_USB_ATMEL_CLK_SEL_UPLL
51#define CONFIG_USB_OHCI_NEW
52#define CONFIG_SYS_USB_OHCI_CPU_INIT
Wenyou Yange61ed482017-09-14 11:07:42 +080053#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00600000
Bo Shen7ca6f362014-02-09 15:52:39 +080054#define CONFIG_SYS_USB_OHCI_SLOT_NAME "SAMA5D3 Xplained"
55#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Bo Shen7ca6f362014-02-09 15:52:39 +080056#endif
57
Bo Shencd23aac42014-03-19 14:48:45 +080058/* SPL */
Wenyou Yang18788042017-04-14 08:51:45 +080059#define CONFIG_SPL_MAX_SIZE 0x18000
Bo Shencd23aac42014-03-19 14:48:45 +080060#define CONFIG_SPL_BSS_START_ADDR 0x20000000
61#define CONFIG_SPL_BSS_MAX_SIZE 0x80000
62#define CONFIG_SYS_SPL_MALLOC_START 0x20080000
63#define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
64
Fabien Lehousseldf1cf772020-02-24 16:45:31 +010065/* size of u-boot.bin to load */
66#define CONFIG_SYS_MONITOR_LEN (2 * SZ_512K)
Bo Shencd23aac42014-03-19 14:48:45 +080067
Wenyou Yang55415432017-09-14 11:07:44 +080068#ifdef CONFIG_SD_BOOT
Guillaume GARDET205b4f32014-10-15 17:53:11 +020069#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
Wenyou Yang55415432017-09-14 11:07:44 +080070#endif
Bo Shencd23aac42014-03-19 14:48:45 +080071
Michael Opdenackerea83ea52021-05-31 23:23:48 +020072/* Falcon boot support on raw MMC */
73#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x100 /* 128 KiB */
74#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512)
75/* U-Boot proper stored by default at 0x200 (256 KiB) */
76#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */
77#define CONFIG_SYS_SPL_ARGS_ADDR 0x22000000
78
79/* Falcon boot support on FAT on MMC */
80#define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
81#define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
82
83/* Falcon boot support on raw NAND */
84#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x1a0000
85
Bo Shencd23aac42014-03-19 14:48:45 +080086#endif