blob: 985848a027515c228bc8208deffc0191c1bc0c70 [file] [log] [blame]
Masahiro Yamada509eb672014-11-26 18:33:59 +09001/*
2 * Device Tree Source for UniPhier PH1-sLD8 SoC
3 *
Masahiro Yamadaedcfaeb2015-06-30 18:27:00 +09004 * Copyright (C) 2014-2015 Masahiro Yamada <yamada.masahiro@socionext.com>
Masahiro Yamada509eb672014-11-26 18:33:59 +09005 *
Masahiro Yamada13b2ba12015-06-30 18:27:01 +09006 * SPDX-License-Identifier: GPL-2.0+ X11
Masahiro Yamada509eb672014-11-26 18:33:59 +09007 */
8
Masahiro Yamada8f062432015-12-16 10:54:07 +09009/include/ "uniphier-common32.dtsi"
Masahiro Yamada509eb672014-11-26 18:33:59 +090010
11/ {
Masahiro Yamada6462cde2015-03-11 15:54:46 +090012 compatible = "socionext,ph1-sld8";
Masahiro Yamada509eb672014-11-26 18:33:59 +090013
14 cpus {
Masahiro Yamada509eb672014-11-26 18:33:59 +090015 #address-cells = <1>;
Masahiro Yamadaf5fd7af2014-12-06 00:03:23 +090016 #size-cells = <0>;
Masahiro Yamada509eb672014-11-26 18:33:59 +090017
18 cpu@0 {
19 device_type = "cpu";
20 compatible = "arm,cortex-a9";
21 reg = <0>;
Masahiro Yamada4e1f81d2015-12-16 10:54:08 +090022 next-level-cache = <&l2>;
Masahiro Yamada509eb672014-11-26 18:33:59 +090023 };
24 };
25
Masahiro Yamadaedcfaeb2015-06-30 18:27:00 +090026 clocks {
27 arm_timer_clk: arm_timer_clk {
28 #clock-cells = <0>;
29 compatible = "fixed-clock";
30 clock-frequency = <50000000>;
31 };
Masahiro Yamadad243c182015-08-28 22:33:13 +090032
33 uart_clk: uart_clk {
34 #clock-cells = <0>;
35 compatible = "fixed-clock";
36 clock-frequency = <80000000>;
37 };
38
39 iobus_clk: iobus_clk {
40 #clock-cells = <0>;
41 compatible = "fixed-clock";
42 clock-frequency = <100000000>;
43 };
Masahiro Yamadaedcfaeb2015-06-30 18:27:00 +090044 };
Masahiro Yamada8f062432015-12-16 10:54:07 +090045};
Masahiro Yamadaedcfaeb2015-06-30 18:27:00 +090046
Masahiro Yamada8f062432015-12-16 10:54:07 +090047&soc {
Masahiro Yamada4e1f81d2015-12-16 10:54:08 +090048 l2: l2-cache@500c0000 {
49 compatible = "socionext,uniphier-system-cache";
50 reg = <0x500c0000 0x2000>, <0x503c0100 0x4>, <0x506c0000 0x400>;
51 interrupts = <0 174 4>, <0 175 4>;
52 cache-unified;
53 cache-size = <(256 * 1024)>;
54 cache-sets = <256>;
55 cache-line-size = <128>;
56 cache-level = <2>;
57 };
58
Masahiro Yamada595dc1e2016-02-16 17:03:51 +090059 port0x: gpio@55000008 {
60 compatible = "socionext,uniphier-gpio";
61 reg = <0x55000008 0x8>;
62 gpio-controller;
63 #gpio-cells = <2>;
64 };
65
66 port1x: gpio@55000010 {
67 compatible = "socionext,uniphier-gpio";
68 reg = <0x55000010 0x8>;
69 gpio-controller;
70 #gpio-cells = <2>;
71 };
72
73 port2x: gpio@55000018 {
74 compatible = "socionext,uniphier-gpio";
75 reg = <0x55000018 0x8>;
76 gpio-controller;
77 #gpio-cells = <2>;
78 };
79
80 port3x: gpio@55000020 {
81 compatible = "socionext,uniphier-gpio";
82 reg = <0x55000020 0x8>;
83 gpio-controller;
84 #gpio-cells = <2>;
85 };
86
87 port4: gpio@55000028 {
88 compatible = "socionext,uniphier-gpio";
89 reg = <0x55000028 0x8>;
90 gpio-controller;
91 #gpio-cells = <2>;
92 };
93
94 port5x: gpio@55000030 {
95 compatible = "socionext,uniphier-gpio";
96 reg = <0x55000030 0x8>;
97 gpio-controller;
98 #gpio-cells = <2>;
99 };
100
101 port6x: gpio@55000038 {
102 compatible = "socionext,uniphier-gpio";
103 reg = <0x55000038 0x8>;
104 gpio-controller;
105 #gpio-cells = <2>;
106 };
107
108 port7x: gpio@55000040 {
109 compatible = "socionext,uniphier-gpio";
110 reg = <0x55000040 0x8>;
111 gpio-controller;
112 #gpio-cells = <2>;
113 };
114
115 port8x: gpio@55000048 {
116 compatible = "socionext,uniphier-gpio";
117 reg = <0x55000048 0x8>;
118 gpio-controller;
119 #gpio-cells = <2>;
120 };
121
122 port9x: gpio@55000050 {
123 compatible = "socionext,uniphier-gpio";
124 reg = <0x55000050 0x8>;
125 gpio-controller;
126 #gpio-cells = <2>;
127 };
128
129 port10x: gpio@55000058 {
130 compatible = "socionext,uniphier-gpio";
131 reg = <0x55000058 0x8>;
132 gpio-controller;
133 #gpio-cells = <2>;
134 };
135
136 port11x: gpio@55000060 {
137 compatible = "socionext,uniphier-gpio";
138 reg = <0x55000060 0x8>;
139 gpio-controller;
140 #gpio-cells = <2>;
141 };
142
143 port12x: gpio@55000068 {
144 compatible = "socionext,uniphier-gpio";
145 reg = <0x55000068 0x8>;
146 gpio-controller;
147 #gpio-cells = <2>;
148 };
149
150 port13x: gpio@55000070 {
151 compatible = "socionext,uniphier-gpio";
152 reg = <0x55000070 0x8>;
153 gpio-controller;
154 #gpio-cells = <2>;
155 };
156
157 port14x: gpio@55000078 {
158 compatible = "socionext,uniphier-gpio";
159 reg = <0x55000078 0x8>;
160 gpio-controller;
161 #gpio-cells = <2>;
162 };
163
164 port16x: gpio@55000088 {
165 compatible = "socionext,uniphier-gpio";
166 reg = <0x55000088 0x8>;
167 gpio-controller;
168 #gpio-cells = <2>;
169 };
170
Masahiro Yamada8f062432015-12-16 10:54:07 +0900171 i2c0: i2c@58400000 {
172 compatible = "socionext,uniphier-i2c";
173 status = "disabled";
174 reg = <0x58400000 0x40>;
Masahiro Yamada509eb672014-11-26 18:33:59 +0900175 #address-cells = <1>;
Masahiro Yamada8f062432015-12-16 10:54:07 +0900176 #size-cells = <0>;
177 interrupts = <0 41 1>;
178 pinctrl-names = "default";
179 pinctrl-0 = <&pinctrl_i2c0>;
180 clocks = <&iobus_clk>;
181 clock-frequency = <100000>;
182 };
Masahiro Yamadaedcfaeb2015-06-30 18:27:00 +0900183
Masahiro Yamada8f062432015-12-16 10:54:07 +0900184 i2c1: i2c@58480000 {
185 compatible = "socionext,uniphier-i2c";
186 status = "disabled";
187 reg = <0x58480000 0x40>;
188 #address-cells = <1>;
189 #size-cells = <0>;
190 interrupts = <0 42 1>;
191 pinctrl-names = "default";
192 pinctrl-0 = <&pinctrl_i2c1>;
193 clocks = <&iobus_clk>;
194 clock-frequency = <100000>;
195 };
Masahiro Yamada625177d2014-11-26 18:34:00 +0900196
Masahiro Yamada8f062432015-12-16 10:54:07 +0900197 /* chip-internal connection for DMD */
198 i2c2: i2c@58500000 {
199 compatible = "socionext,uniphier-i2c";
200 reg = <0x58500000 0x40>;
201 #address-cells = <1>;
202 #size-cells = <0>;
203 interrupts = <0 43 1>;
204 pinctrl-names = "default";
205 pinctrl-0 = <&pinctrl_i2c2>;
206 clocks = <&iobus_clk>;
207 clock-frequency = <400000>;
208 };
Masahiro Yamada625177d2014-11-26 18:34:00 +0900209
Masahiro Yamada8f062432015-12-16 10:54:07 +0900210 i2c3: i2c@58580000 {
211 compatible = "socionext,uniphier-i2c";
212 status = "disabled";
213 reg = <0x58580000 0x40>;
214 #address-cells = <1>;
215 #size-cells = <0>;
216 interrupts = <0 44 1>;
217 pinctrl-names = "default";
218 pinctrl-0 = <&pinctrl_i2c3>;
219 clocks = <&iobus_clk>;
220 clock-frequency = <100000>;
221 };
Masahiro Yamada625177d2014-11-26 18:34:00 +0900222
Masahiro Yamada8f062432015-12-16 10:54:07 +0900223 usb0: usb@5a800100 {
224 compatible = "socionext,uniphier-ehci", "generic-ehci";
225 status = "disabled";
226 reg = <0x5a800100 0x100>;
227 interrupts = <0 80 4>;
228 pinctrl-names = "default";
229 pinctrl-0 = <&pinctrl_usb0>;
Masahiro Yamada49dde452016-02-02 21:11:37 +0900230 clocks = <&mio 3>, <&mio 6>;
Masahiro Yamada8f062432015-12-16 10:54:07 +0900231 };
Masahiro Yamada625177d2014-11-26 18:34:00 +0900232
Masahiro Yamada8f062432015-12-16 10:54:07 +0900233 usb1: usb@5a810100 {
234 compatible = "socionext,uniphier-ehci", "generic-ehci";
235 status = "disabled";
236 reg = <0x5a810100 0x100>;
237 interrupts = <0 81 4>;
238 pinctrl-names = "default";
239 pinctrl-0 = <&pinctrl_usb1>;
Masahiro Yamada49dde452016-02-02 21:11:37 +0900240 clocks = <&mio 4>, <&mio 6>;
Masahiro Yamada8f062432015-12-16 10:54:07 +0900241 };
Masahiro Yamada149c7512014-11-26 18:34:01 +0900242
Masahiro Yamada8f062432015-12-16 10:54:07 +0900243 usb2: usb@5a820100 {
244 compatible = "socionext,uniphier-ehci", "generic-ehci";
245 status = "disabled";
246 reg = <0x5a820100 0x100>;
247 interrupts = <0 82 4>;
248 pinctrl-names = "default";
249 pinctrl-0 = <&pinctrl_usb2>;
Masahiro Yamada49dde452016-02-02 21:11:37 +0900250 clocks = <&mio 5>, <&mio 6>;
Masahiro Yamada509eb672014-11-26 18:33:59 +0900251 };
252};
Masahiro Yamadad243c182015-08-28 22:33:13 +0900253
Masahiro Yamadacc336092016-02-02 21:11:33 +0900254&refclk {
255 clock-frequency = <25000000>;
256};
257
Masahiro Yamada8f062432015-12-16 10:54:07 +0900258&serial0 {
259 clock-frequency = <80000000>;
260};
261
262&serial1 {
263 clock-frequency = <80000000>;
264};
265
266&serial2 {
267 clock-frequency = <80000000>;
268};
269
270&serial3 {
271 interrupts = <0 29 4>;
272 clock-frequency = <80000000>;
273};
274
Masahiro Yamadaaa37aba2016-02-02 21:11:36 +0900275&mio {
276 compatible = "socionext,ph1-sld8-mioctrl";
277 clock-names = "stdmac", "ehci";
278 clocks = <&sysctrl 10>, <&sysctrl 18>;
279};
280
Masahiro Yamada9fbb2f72016-02-02 21:11:35 +0900281&peri {
282 compatible = "socionext,ph1-sld8-perictrl";
283 clock-names = "uart", "i2c";
284 clocks = <&sysctrl 3>, <&sysctrl 4>;
285};
286
Masahiro Yamada8f062432015-12-16 10:54:07 +0900287&pinctrl {
288 compatible = "socionext,ph1-sld8-pinctrl", "syscon";
289};
Masahiro Yamada233812a2016-02-02 21:11:34 +0900290
291&sysctrl {
292 compatible = "socionext,ph1-sld8-sysctrl";
293};