blob: 48aa6b6822e9faa44654891e46d6485954c4d14f [file] [log] [blame]
Tom Rini83d290c2018-05-06 17:58:06 -04001// SPDX-License-Identifier: GPL-2.0+
Chunhe Lan0b2e13d2014-04-14 18:42:06 +08002/*
3 * Copyright 2014 Freescale Semiconductor, Inc.
Chunhe Lan0b2e13d2014-04-14 18:42:06 +08004 */
5
6#include <common.h>
7#include <command.h>
Simon Glass7b51b572019-08-01 09:46:52 -06008#include <env.h>
Chunhe Lan0b2e13d2014-04-14 18:42:06 +08009#include <i2c.h>
Simon Glass52559322019-11-14 12:57:46 -070010#include <init.h>
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080011#include <netdev.h>
12#include <linux/compiler.h>
13#include <asm/mmu.h>
14#include <asm/processor.h>
15#include <asm/cache.h>
16#include <asm/immap_85xx.h>
17#include <asm/fsl_law.h>
18#include <asm/fsl_serdes.h>
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080019#include <asm/fsl_liodn.h>
20#include <fm_eth.h>
21
22#include "t4rdb.h"
Chunhe Lanab06b232014-09-12 14:47:09 +080023#include "cpld.h"
Ying Zhang2f66a822016-01-22 12:15:13 +080024#include "../common/vid.h"
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080025
26DECLARE_GLOBAL_DATA_PTR;
27
28int checkboard(void)
29{
30 struct cpu_type *cpu = gd->arch.cpu;
Chunhe Lanab06b232014-09-12 14:47:09 +080031 u8 sw;
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080032
33 printf("Board: %sRDB, ", cpu->name);
Chunhe Lanab06b232014-09-12 14:47:09 +080034 printf("Board rev: 0x%02x CPLD ver: 0x%02x%02x, ",
35 CPLD_READ(hw_ver), CPLD_READ(sw_maj_ver), CPLD_READ(sw_min_ver));
36
37 sw = CPLD_READ(vbank);
38 sw = sw & CPLD_BANK_SEL_MASK;
39
40 if (sw <= 7)
41 printf("vBank: %d\n", sw);
42 else
43 printf("Unsupported Bank=%x\n", sw);
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080044
45 puts("SERDES Reference Clocks:\n");
46 printf(" SERDES1=100MHz SERDES2=156.25MHz\n"
47 " SERDES3=100MHz SERDES4=100MHz\n");
48
49 return 0;
50}
51
52int board_early_init_r(void)
53{
54 const unsigned int flashbase = CONFIG_SYS_FLASH_BASE;
York Sun9d045682014-06-24 21:16:20 -070055 int flash_esel = find_tlb_idx((void *)flashbase, 1);
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080056
57 /*
58 * Remap Boot flash + PROMJET region to caching-inhibited
59 * so that flash can be erased properly.
60 */
61
62 /* Flush d-cache and invalidate i-cache of any FLASH data */
63 flush_dcache();
64 invalidate_icache();
65
York Sun9d045682014-06-24 21:16:20 -070066 if (flash_esel == -1) {
67 /* very unlikely unless something is messed up */
68 puts("Error: Could not find TLB for FLASH BASE\n");
69 flash_esel = 2; /* give our best effort to continue */
70 } else {
71 /* invalidate existing TLB entry for flash + promjet */
72 disable_tlb(flash_esel);
73 }
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080074
75 set_tlb(1, flashbase, CONFIG_SYS_FLASH_BASE_PHYS,
76 MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
77 0, flash_esel, BOOKE_PAGESZ_256M, 1);
78
Ying Zhang2f66a822016-01-22 12:15:13 +080079 /*
80 * Adjust core voltage according to voltage ID
81 * This function changes I2C mux to channel 2.
82 */
83 if (adjust_vdd(0))
84 printf("Warning: Adjusting core voltage failed.\n");
85
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080086 return 0;
87}
88
89int misc_init_r(void)
90{
91 return 0;
92}
93
Simon Glasse895a4b2014-10-23 18:58:47 -060094int ft_board_setup(void *blob, bd_t *bd)
Chunhe Lan0b2e13d2014-04-14 18:42:06 +080095{
96 phys_addr_t base;
97 phys_size_t size;
98
99 ft_cpu_setup(blob, bd);
100
Simon Glass723806c2017-08-03 12:22:15 -0600101 base = env_get_bootm_low();
102 size = env_get_bootm_size();
Chunhe Lan0b2e13d2014-04-14 18:42:06 +0800103
104 fdt_fixup_memory(blob, (u64)base, (u64)size);
105
106#ifdef CONFIG_PCI
107 pci_of_setup(blob, bd);
108#endif
109
110 fdt_fixup_liodn(blob);
Sriram Dasha5c289b2016-09-16 17:12:15 +0530111 fsl_fdt_fixup_dr_usb(blob, bd);
Chunhe Lan0b2e13d2014-04-14 18:42:06 +0800112
113#ifdef CONFIG_SYS_DPAA_FMAN
114 fdt_fixup_fman_ethernet(blob);
115 fdt_fixup_board_enet(blob);
116#endif
Simon Glasse895a4b2014-10-23 18:58:47 -0600117
118 return 0;
Chunhe Lan0b2e13d2014-04-14 18:42:06 +0800119}
120
121/*
122 * This function is called by bdinfo to print detail board information.
123 * As an exmaple for future board, we organize the messages into
124 * several sections. If applicable, the message is in the format of
125 * <name> = <value>
126 * It should aligned with normal output of bdinfo command.
127 *
128 * Voltage: Core, DDR and another configurable voltages
129 * Clock : Critical clocks which are not printed already
130 * RCW : RCW source if not printed already
131 * Misc : Other important information not in above catagories
132 */
133void board_detail(void)
134{
135 int rcwsrc;
136
137 /* RCW section SW3[4] */
138 rcwsrc = 0x0;
139 puts("RCW source = ");
140 switch (rcwsrc & 0x1) {
141 case 0x1:
142 puts("SDHC/eMMC\n");
143 break;
144 default:
145 puts("I2C normal addressing\n");
146 break;
147 }
148}